INSTRUCTION MANUAL

) i se visi de contra se se visi e se se se se se visi de la partida de la se visi de la partida de la contra
Il se se se se visi de contra del se visi de la contra de la contra de la contra del nome de la contra del se

^T f""r .1 !=f-,l ^f ; !.-:.-:lL~ ,

, , , , , , , -, , , I I "_

r-I ⁱ ^I I I :.1.i~- .be~'-*i* ., "

- ,

-H !-

l-11.- J_1.- J_1.-

n

t

-t :'

> t

· -

i-"'

 $\overline{}$

 $+$

,

-..J I

·

• "'I

ł

I

"I

tt.... ----

1 **FOR** ,- -:Cl'\ **WJ-8718-17 HF RECEIVER** /

- , -

I I

INSTRUCTION MANUAL

FOR

WJ-8718-17 HF RECEIVER

The WJ-8718-17 Instruction Manual supplements the WJ-8718 HF Receiver Instruction Manual and the WJ-8718/MFP Option Instruction Manual and is to be used in conjunction with those manuals.

This document and subject matter disclosed herein are proprietary items to which Watkins-Johnson Company retains the exclusive right of dissemination, reproduction, manufacture and sale.

This document is provided to the individual or using organization for their use alone in the direct support of the associated equipment unless permission for further disclosure is expressly granted in writing.

WATKINS-JOHNSON COMPANY

700 QUINCE ORCHARD ROAD

GAITHERSBURG,MARYLAND 20760

GENERAL DESCRIPTION

The WJ-8718-17 is a modified version of the standard WJ-8718 HF Receiver. It includes, as standard equipment, a Microprocessor Front Panel Option (WJ-8718/MFP), and incorporates all the regular features and reliability of the standard WJ-8718 Receiver and MFP Option, with the added features of scan interrupt capability and a slower scan time. Modifications have been made to both the standard WJ-8718 main chassis and the WJ-8718/MFP circuitry. The information contained in this section is supplemental to both the WJ-8718 Instruction Manual and the WJ-8718/MFP Instruction Manual.

OPERATION

When operated in scan mode the WJ-8718-17 scans the selected memory channels as a rate of approximately 100 msec per channel. Scanning may be interrupted at any time by applying +5 V to the SCAN STOP input J14 located on the rear panel of the receiver. The receiver will continue to operate in the fixed mode selected by the memory channel being scanned at the time of interrupt. When the level at $J14$ returns to 0 V the receiver will resume scanning automatically.

CIRCUIT DESCRIPTION

The SCAN STOP line is routed from rear panel jack J14 to pin A10 of IF Interface MFP-A3, and from there to the previously unused serial data input of the microprocessor $(U1,$ pin 5) on MFP-A3.

The software associated with U25 and U26 of Synthesizer Interface MFP-A4 has been modified to include a program step (during scanning operation) in which the DC voltage level at U1 pin 5 is detected. If a level of 0 Vdc (TTL "low") is detected at pin 5 scanning is not interrupted. If a level level of $+5$ V (TTL "high") is detected at pin 5 the receiver stops scanning and continues to operate in mode selected by the memory channel presently being scanned. The processor continues to look at pin 5 periodically during its regular program cycle and when a return to $0 \vee$ is detected the receiver continues the previously interrupted scan operation.

The software of U25 and U26 of the Synthesizer Interface has also been modified in order to change the scan time from 50 msec to 100 msec per memory channel.

REPLACEMENT PARTS LIST

The following changes should be made to the Replacement Parts List sections of the WJ-8718 HF Receiver and WJ-8718/MFP Option Instruction Manuals.

The Main Chassis Parts List (paragraph 5.5 of WJ-8718 Instruction Manual) should have added: REF DESIG J14, Same as J12. The QTY. PER ASSY for REF DESIG J11 should be changed from 2 to 3.

The listings for ICs U25 and U26 on the Synthesizer Interface Parts List (paragraph 1.14.4 of the MFP Manual) are unchanged. It should be noted however that when ordering replacement ICs SCAN STOP software should be specified.

INSTRUCTION MANUAL

FOR

WJ-8718 HF RECEIVER

This document and subject matter disclosed herein are proprietary items to which Watkins-Johnson Company retains the exclusive right of dissemination, reproduction, manufacture and sale.

This document is provided to the individual or using organization for their use alone in the direct support of the associated equipment unless permission for further disclosure is expressly granted in writing.

WATKINS-JOHNSON COMPANY 700 QUINCE ORCHARD ROAD GAITHERSBURG, MARYLAND 20760

Revision V 01/80: 500

I WARNING I

This equipment employs dangerous voltage which may be fatal if contacted. Exercise extreme caution in working with this equipment with any of the protective covers removed.

CAUTION

Leakage of the Nickel-Cadmium battery (A6AlBT1) supplied with Type 791575 Manual Tuning Up/Down Counter (A6Al) has been reported, and the probable causes are being investigated. If the battery is installed, it should be removed to prevent possible damage to the equipment from corrosion.

WJ-8718 HF RECEIVER

TABLE OF CONTENTS

SECTION I

GENERAL DESCRIPTION

SECTION II

INSTALLATION AND OPERATION

SECTION III

CIRCUIT DESCRIPTION

Paragraph

SECTION III (Concluded)

CIRCUIT DESCRIPTION (Concluded)

SECTION IV

MAINTENANCE

SECTION IV (Cont'd)

MAINTENANCE (Cont'd)

Paragraph

SECTION IV (Cont'd)

MAINTENANCE (Cont'd)

Paragraph

SECTION IV (Concluded)

MAINTENANCE (Concluded)

Paragraph

SECTION V

REPLACEMENT PARTS LIST

Page

TABLE OF CONTENTS (Concluded)

SECTION V (Concluded)

REPLACEMENT PARTS LIST (Concluded)

Paragraph

SECTION VI

SCHEMATIC DIAGRAMS

ix

LIST OF ILLUSTRATIONS

Figure

Page

WJ-8718 HF RECEIVER

LIST OF ILLUSTRATIONS (Cont'd)

Figure

CONTENTS

LIST OF ILLUSTRATIONS (Cont'd)

WJ-8718 HF RECEIVER

CONTENTS

LIST OF ILLUSTRATIONS (Concluded)

LIST OF TABLES

CONTENTS

Table

 $\langle \cdot \rangle$

Page

LIST OF TABLES (Concluded)

---------------- - --------------

WJ-8718 HF RECEIVER

THIS PAGE LEFT BLANK

ERRATA

The following corrections to the WJ-8718 Instruction Manual (Revision V, 01/80) should be noted and incorporated in the text.

- 1) Page 2-4, Paragraph 2.3.11, 3rd line; change "Figure 6-18" to "Figure 6-19".
- 2) Page 3 -3a, Paragraph 3.2. 2a, 2nd line; change "Figure 6-3a" to "Figure 6-1a".
- 3) Page 3 -40, Paragraph 3.3. 7.3, 2nd line; change "Figure 6-14" to "Figure $6 - 15$ ".
- 4) Page 3-47, Paragraph 3.4.2, 5th line; change "Figure 6-20" to "Figure 6-23".
- 5) Page 3-51, Paragraph 3.4.9, 4th line; change "Figure 6-20" to "Figure 6-21".
- 6) Page 3-51, Paragraph 3.4.10, 2nd line; change "Figure 6-20" to "Figure 6-21".
- 7) Page 4-56, Paragraph 4.7.16.2, item 1; change "Figure 6-13" to "Figure 6-23".
- 8) Section V, Replacement Parts List, page 5-52, Paragraph 5.5.5, TYPE 791570 SYNTHESIZER MOTHERBOARD; add listing for VI and V2, Integrated Circuits, Part no. 7805 DC, Mfr. Code 07263.
- 9) Section V, Replacement Parts List, page 5-53, Figure 5-52, Type 791570 Synthesizer Motherboard (A5);
	- a) Add capacitor C61 between L3 and LI.
	- b) The labeling on the side view detail should be changed as shown on the following page.

This addendum provides maintenance and repair information for type 791616 RF Filter assemblies containing a 30 MHz Low Pass Input Filter PC board, part no. 280093. Type 791616 RF Filter is a subassembly (A2) of the WJ-8718 HF Receiver. Included in this addendum is testing and troubleshooting information which replaces paragraph 4.7.4 in the WJ-8718 Instruction Manual, as well as a new RF Filter alignment procedure.

RF FILTER TESTING AND TROUBLESHOOTING

RF Filter Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and an RF Voltmeter (refer to Table 4-2 in the WJ-8718 Manual) are required to perform the procedures given below.

A. RF FILTER CHECKOUT PROCEDURE

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph B below for fault isolation information.

- 1. Disconnect A2Pl from A3AlJl on the Input Converter (A3).
- 2. Connect the Signal Generator RF output to A2Jl on the receiver rear panel. Set the Signal Generator output frequency to 1.0 MHz and output level to 0 dBm.
- 3. Connect the RF Voltmeter and 50 Ω adapter to A2Pl. Set the RF voltmeter to the 0 dBm range.
- 4. The RF Voltmeter should indicate between 0 and -2 dBm.
- 5. Manually sweep the Signal Generator output frequency from 1 MHz to 30 MHz, maintaining output level at 0 dBm. The filter output level should not be less than -2 dBm between 1 MHz and 30 MHz.
- 6. Disconnect the test equipment from the receiver.
- 7. Reconnect A2Pl to A3AlJl.

B. RF FILTER FAULT ISOLATION

The following list of supplementary troubleshooting data is used as an aid in fault isolation. Use the troubleshooting data to trace the fault to a defective component or connection. After the fault has been corrected, check the RF Filter for normal operation by repeating the checkout procedure given in paragraph A above.

Page 2 of 3

- 1. 2. Figure 6-la. Paragraph 3.2. 2a. RF Filter Circuit Description RF Filter Schematic Diagram
- 3. Figure 5-6a. RF Filter Location of Components
- 4.
- Paragraph 4. 7.23. Parts Replacement Guidelines
- 5. Addendum I
- RF Filter Alignment procedure
- RF FILTER ALIGNMENT

The following alignment procedure is intended to be used only if necessary, not on a periodic basis.

- 1. Deenergize the receiver.
- 2. Connect the test equipment to the receiver as shown in Figure 1.
- 3. Set up the Sweep Generator as follows:

4. Set the Marker Generator for a 30 MHz output, unmodulated, at -10 dBm.

5. Adjust Ll, L2, L3, IA, and L5 for minimum insertion loss and minimum ripple out to 30 MHz. Insertion loss should typically be less than 2 dB.

- 6. Disconnect the test equipment from the receiver.
- 7. This completes the RF Filter Alignment procedure.

Page 3 of 3 ADDENDUM I

Figure 1. Test Setup, RF Input Filter Alignment.

The following component changes should be incorporated in the instruction manual for the WJ-8718 HF Receiver.

- 1. Paragraph 5.5, Receiver Main Chasis Parts list: Change Tl from Part 34518 to Part 380083.
- 2. 791616 Input Filter (A2), Schematic Diagram 380082: Add components to the Input Filter as shown in the drawing below

* Denotes added components

- 3. 791596 USB Filter Switch (A4A4), Schematic Diagram 480102: Change C6 from 270 pF to 0.1μ F (34475-1, Vendor 14632) Change Ll from $470 \mu H$ to 1.0 mH (2500 -18, Vendor 99800) Change R23 from $2k \Omega$ to 500 Ω (62PR500, Vendor 73138) Change R24 from 220 Ω to 100 Ω (RCR07G10118, Vendor 81349)
- 4. 791597 ISB/ LSB Filter Switch (A4A5), Schematic Diagram 480105: Change C6 from 270 pF to 0.1μ F (34475-1, Vendor 14632) Change Ll from $470 \mu H$ to 1.0 mH (2500-18, Vendor 99800) Change R32 from $2k \Omega$ to 500 Ω (62PR500, Vendor 73138) Change R5 from 220 *Ω* to 100 *Ω* (RCR07Gl0IJS, Vendor 81349)
- 5. 791599 FM/CW/SSB Detector (A4A9), Schematic Diagram 43198: Change C16 from 0.47 μ F to 1.0 μ F (8131-050-651-105m, Vendor 72982)
- 6. 7459 Audio Amplifier (A4AlO), Schematic Diagram 43230: Change C7 from 0.47μ F to 1.0 μ F (813-050-651-105M, Vendor 72982) Change C8 from $0.1 \mu F$ to $0.47 \mu F$ (34452-1, Vendor 14632)

Change R6 from 2.0k Ω to 20k Ω (RCR07G203JS, Vendor 81349) Delete 1% , 0. IW at R9 and R10.

- 7. 791600 1st and 3rd Lo Synthesizer (A5AlA2), Schematic Diagram 61247: Change Q6 and Q7 from 2N2222A to 2N706 (Vendor 80131) Delete C40.
- 8. 791601 2nd Lo Synthesizer (A5A2), Schematic Diagram 61256 Change C59 from 22pF to 33pF (308-000COGO-330J, Vendor 72982) Change C66 from 5.6pF to 2. 7pF (301-000COJO-279C, Vendor 72982) Change C67 from 6.8pF to 5.6pF (301-00U2JO-569D, Vendor 72982)
- 9. 791575 Manual Tuning Up/Down Counter (A6Al), Schematic Diagram 51180: Change R4 from $lk \Omega$ to $l0k \Omega$ (RCR07G103JS, Vendor 81349)
- 10. 791598 ISB Detector/Audio (A4A8), Schematic Diagram 43231: Change R58 and R59 from 270 Ω to 150 Ω (RCR07G151JS, Vendor 81349)

This addendum contains precautionary information concerning possible leakage of nickel-cadmium battery A6AlBTI in the WJ-8718 HF Receiver. Battery A6AlBTI is used for memory retention of the tuned frequency in the event of power interruption. At present, the cause of leakage has not been identified. Potential causes range from defective batteries to discharge during receiver storage. It is recommended that users of the WJ-8718 HF'Receiver remove type 791575 Manual Tuning Up/Down Counter (A6Al) from the receiver and inspect battery A6AlBTl and surrounding surfaces for evidence of leakage and/or corrosion. Some cases of corrosion have been reported to be severe enough to cause the Manual Tuning Up/Down Counter to malfunction.

If evidence of corrosion is discovered, remove battery A6AlBTI from the Manual Tuning Up/Down Counter and clean the A6Al printed circuit assembly as described in the Recommended Procedure given below. If no evidence of corrosion is discovered, battery A6AlBTl may be left intact on the Manual Tuning Up/Down Counter. It is recommended that periodic inspection of battery A6AlBTI and surrounding surfaces be made to preclude any damage to receiver components as a result of leakage and/or corrosion.

RECOMMENDED PROCEDURE

- **1.** Using Figure 1, locate and remove battery A6AlBTI (part no. K02AllSPl) by cutting leads. Remove battery A6AlBTI (model no. DS25D) by removing solder from battery-to-assembly connections on the rear of Manual Tuning Up/Down Counter A6Al board.
- 2. Inspect Battery A6AlBTI and surrounding surfaces for evidence of leakage and/or corrosion. If evidence is discovered, rinse the A6Al printed circuit assembly with lukewarm water and mild soap solution to remove any battery electrolyte and corrosion.
- 3. Dry the A6Al printed circuit assembly thoroughly in an oven for approximately 10 to 15 minutes at 50 \degree C (122 \degree F). A heat gun may also be used; however, care must be exercised so that components are not damaged by excessive heat.

Figure I. Battery A6AlBTI Removal

This addendum provides maintenance information for type 791601 2nd LO Synthesizer, designated as subassembly A5A2 of the WJ-87l8 HF Receiver. Reported incidents of frequency shift in some WJ-8718 units have been attributed to loss of lock in the 2nd LO phase lock loop (PLL) which contains adjustable capacitor A5A2 C61. Aging of one or more components in the 2nd LO circuitry is believed to cause a decrease in the dynamic range of the PLL tuning voltage which, in turn, results in loss of lock. This problem is most likely to occur in WJ-87l8 units on a maximum yearly maintenance cycle, or in WJ-8718 units that are not periodically realigned during normal preventive maintenance. The alignment procedure and performance test given below should be conducted if the previously described problem is encountered.

ALIGNMENT PROCEDURE

Follow the general requirements for test and alignment procedures as outlined in the WJ-8718 Instruction Manual and proceed as follows:

- 1. Energize the receiver and tune to 15.00499 MHz.
- 2. Connect a DVM to test point El, or module pin B57 on type 791570 Synthesizer Motherboard (AS), and adjust C51 for a 3.0 Vdc reading.
- 3. Connect a DVM to test point E3, or module pin A5l on type 791570 Synthesizer Motherboard (AS), and adjust L8 for a 4. 0 Vdc reading.
- 4. Connect a DVM to test point E2, or module pin ASS on type 791570 Synthesizer Motherboard (AS), and adjust C6l for a 3.0 Vdc reading.
- 5. Connect a DVM to test point El and ensure that C51 is adjusted for a 3.0 Vdc reading.

PERFORMANCE TEST

- 1. Connect a frequency counter to the 2nd LO output that connects to A2Jl of type 791592 Input Converter (A3).
- 2. Tune the receiver to 15.00000 MHz and verify a reading of 32.21000 MHz.^{*}
- 3. Tune the receiver to 15.00500 MHz and verify a reading of 32.20500 MHz. *
- 4. Tune the receiver to 15.00999 MHz and verify a reading of 32.20001 MHz. *

* This frequency will be shifted by thirty-two (32) times any 1 MHz time base error (counter or receiver time base); e. g., if the 1 MHz output is read as 1. 000001, then the reading in performance test step 2 will be 32.21000 MHz+32 Hz or 32.21003 MHz.

This addendum provides precautionary information concerning reported failure of certain integrated circuit (IC) components used on type 791600 1st and 3rd LO Synthesizer, a subassembly (A5AlA2) of the WJ-8718 HF Receiver.

In early 1978, an abnormally high failure rate was reported for four (4) N8292A IC's used in the 1st and 3rd LO Synthesizer. To date, the cause of failure has not been identified. The four N8292A IC's designated as U15, U17, U18, and U19, have since been replaced by SN74LS196N IC's in the manufacture of the 1st and 3rd LO Synthesizer. Part no. N8292A is manufactured by Signetics Corporation and part no. SN74 LS196N is manufactured by Texas Instruments Inc.

The increased power consumption of SN74LS196N IC's over that of N8292A IC's necessitated a change of value for R64 from 10 Ω to 3.3 Ω and the addition of heat sink RA1 to regulator VRI on the 1st and 3rd LO Synthesizer. N8292A IC's which have functioned properly for more than six (6) months in WJ-8718 HF Receivers should continue to do so, therefore, no wholesale replacement of the N8292A IC's is necessary. N8292A IC's used on the 1st and 3rd LO Synthesizer should only be replaced, after referring to the Replacement Information given below, if an actual failure occurs.

REPLACEMENT INFORMATION

If two (2) or more N8292A IC's must be replaced with SN74 LS196N IC's on the 1st and 3rd LO Synthesizer, it is also necessary to change the value of R64 from 10 Ω to 3.3 Ω and to install heat sink RAI on regulator VRI. The recommended heat sink for use is part no. 225lB, manufactured by the Thermalloy Company. Refer to Figure 5-26 in the WJ-8718 Instruction Manual for location of parts on type 791600 1st and 3rd LO Synthesizer.

February 5, 1980 ADDENDUM VI

FIELD BULLETIN

GENERAL:

A problem has become apparent in the battery backup circuit of the W]-8718 Type 791575 A6Al logic card. Due to the nature of the nickel-cadmium battery used, there exists a possibility for the battery to become fully discharged, reverse polarity, and leak, causing harm to the printed circuit board. Prior to shipping or an extended period of shelf storage it is necessary to remove the battery from the printed circuit card and store it separately from the radio. Also, during normal use of the equipment it is necessary to check the condition of the battery and to perform preventive maintenance steps to insure the reliability of the unit and safety of the printed circuit components.

TESTING BEFORE INSTALLING A NEW BATTERY:

Sealed cell batteries are normally shipped in a discharged condition. Prior to installation nickel-cadmium sealed cells may be checked as follows:

Measure the open circuit voltage. If the measurement is equal to or greater than one volt, the cell is acceptable. If the voltage is less than one volt, the cell may be defective or inadvertently shorted down during shipping or handling. To determine if the cell is defective, follow the procedures below:

- 1. Apply a charge voltage of 5V through 240 Ω for 30 seconds.
- 2. Discharge through the same load for same time.
- 3. Measure open circuit voltage, if less than one volt cell is defective. If above one volt, cell is acceptable.

PREVENTIVE MAINTENANCE:

No maintenance of the battery itself is required, but it is recommended that the battery voltage be monitored for its ability to hold a charge. Also, the A6AI printed circuit card should be periodically inspected for signs of battery deterioration such as a build up of residue on battery terminals or a sign of battery leakage in and around the seals. If any of these conditions exist, the battery should be discarded.

FIELD BULLETIN

The battery supplied in this bag is for installation on Type 791575 A6A1 logic cards used in some WJ-S718 HF Receivers. Refer to the attached Field Bulletin, dated February 5, 19S0 (Addendum VI) for a technical discussion and precautionary information about testing and preventive maintenance. Figure 1 below, illustrates installation procedures.

As an option, a field modification kit (WJ-S71S/BAT) is available which will provide for mounting the battery and a switch on the rear panel MONITOR OUTPUT position.

If problems or questions arise about battery installation or the WJ-871S/BAT option, contact your local Watkins-Johnson Field Sales Office or the CEI Division directly.

Figure 1. BATTERY A6A1BT1 INSTALLATION

September 30, 1980 ADDENDUM VII REVISION A

The illustration below clarifies the standard wiring to the I/O connector used in the WJ-8716 and WJ-8718 series HF Receivers.

> INDUSTRY STANDARD WIRING TO PLUG

RECEIVER STANDARD

WIRING 'TO PLUG

Used on : MCM-2, COM, and B-18 Options.

FIELD BULLETIN

It has been reported that some WJ-8718 HF Receivers in the field have developed feedback, hum, and/or noise problems in the line audio output at the front panel phones jack. The modification described below is recommended for receivers experiencing these problems. The modification is especially effective if problems are more apparent in the AM detection and manual gain modes, with reduced RF gain. Tests have proven the modification results in a noise reduction of 20 dB or more.

NEW PARTS REQUIRED (1 each):

Resistor, RFC: 470Ω , 5%, 1/4 W, Part No. RCR07G471JS, MFR Code 81349

Capacitor, Mica, Dipped: 2700 pF, 2%, 500 V, Part No. CM06FD272G03, MFR Code 71279

Capacitor, Electrolytic, Tantalum: $18 \mu F$, 10% , 20 V , Part No. 196D186X9020KE3, MFR Code 56289

MODIFICATION INSTRUCTIONS:

- 1. Locate and remove the Type 791599 FM, CW, and SSB Detector (A4A9).
- 2. Remove coil L2 and replace with the 470Ω resistor.
- 3. Remove capacitor C17, 3300 pF, and replace with the 2700 pF capacitor.
- 4. Remove capacitor C13, .47 μ F, and replace with the 18 μ F capacitor.

The information in this addendum should be incorporated into the WJ-8718 HF Receiver Instruction Manual. The purpose of the addendum is to provide the manual user with information concerning a modification to reduce audio feedback and noise problems in the receiver.

 -1.4 ± 0.00 , -1.4 ± 0.00 , -1.4 ± 0.00 , -1.4 ± 0.00 , -1.4 ± 0.00 , -1.4 ± 0.00

1.0 MODIFICATION INSTRUCTIONS

- 1. Replace coil L2 on the Type 791599 FM, CW, SSB Detector (A4A9) with the 470 Ω resistor described in paragraph 1.2.1 below.
- 2. Replace capacitor C17 (3300 pF) on the Type 791599 FM, CW, SSB Detector with the 2700 pF capacitor described in paragraph 1.2.1 below.
- 3. Replace capacitor C13 (.47 μ F) on the Type 791599 FM, CW, SSB Detector with the 18μ F capacitor described in paragraph 1.2.1 below.

1.1 MODIFICATION RESULTS

Tests have proven the modification results in a noise level reduction of 20 dB at the front panel phones jack line audio output.

1.2 MANUAL CHANGES

1.2.1 Parts List, paragraph 5.5.4.9, Type 791599 FM, CW, and SSB Detector (A4A9)

1. From: L2, Coil, Fixed, 47 mH, QTY 2, Part 553-3635-57, MFR Code 71279 No.

- To: L2, Not Used
- 2. From: L3, Same as L2
	- To: L3, Coil, Fixed, 47 mH, QTY 1, Part No. 553-3635-57, MFR Code 71279
- 3. Add: R39, Resistor, RFC, 470 Ω , 5%, 1/4 W, QTY 1, Part No. RCR07G471JS, MFR Code 81349
- 4. From: C17, Capacitor, Mica, Dipped, 3300 pF, 2%, 500 V, Part No. CM06FD332G03, MFR Code 81349
	- To: C17, Capacitor, Mica, Dipped, 2700 pF, 2%, 500 V, Part No. CM06FD272G03, MFR Code 81349
- 5. From: C13, Same as Cl

To: C13, Capacitor, Electrolytic, Tantalum, 18 µF, 10%, 20 V, QTY 1, Part No. 196D186X9020KE3, MFR Code 56289

6. Change Cl, QTY 9 to Cl, QTY 8

1.2.2 Location of Components Diagram, Figure 5-20, Type 791599 FM, CW, and SSB Detector (A4A9)

To:

1. Delete L2 and add R39 as shown.

FROM:

June 12, 1980 Page 3 of 3 ADDENDUM VIII

1.2.3 Schematic Diagram, Figure 6-11, Type 791599 FM, CW, and SSB Detector (A4A9)

1. Delete L2, add R39, and change C17 as shown.

 ϵ

2. Change C13 as shown.

To:

The corrections listed in this addendum should be incorporated into the WJ-8718 HF RECEIVER Instruction Manual, Revision V, dated 01/80.

1. Figure 5-30, Type 791575-2 Manual Tuning Up/ Down Counter (A6A1) should show a jumper wire from E41 to E42 and show J1 (rear panel REMOTE INPUT) connected through a ribbon cable to terminals E1 through E40, as illustrated below.

2. Figure 6-19, Type 791575-2 (A6A1) schematic diagram, should be corrected to as shown below.

To:

a. Change connection of REM FREQ LOAD line as shown below:

FROM: $E+1$ **U3**

 \bigcirc ³⁵⁶

 \mathbf{b} Change B56 to A56 as shown below.
 556 TO:

FROM:

A56 \bigcirc ^{A56}

and U7 to : $10^{\frac{4}{}}$, $5 \t 6 \t 811 \t A60$ c. Change references $2^-, 2^-, 2^0$ on the Q outputs of U5, U6, **THE AGO** Change references $2^{\text{-}}$, 10^5 , and 10^6 .

Page 1 of 1 27 August 1981 ADDENDUM X

 \bar{r}

The corrections listed in this addendum should be incorporated into the WJ-8718 HF Receiver Instruction Manual, Revision V, dated 01/80.

1. Change Figure 4-1a, Corrective Maintenance Flowchart on page 4-8, row 5, block 3 from: "Reinstall A4A1, Inject Signal 4 at W16P28".

to: "Reinstall A4A1, Inject Signal 3 at W16P28".

WJ-8718 HF RECEIVER

SECTION l GENERAL DESCRIPTION

1.1 ELECTRICAL CHARACTERISTICS

The WJ-8718 HF Receiver is designed to receive AM, FM, CW, USB, LSB, and ISB emissions over the frequency range of 5 kHz to 29.99999 MHz. Manual control of the receiver is provided by selection of either· MCM or· MCM-2 options. In the manual mode, operating parameters are selected by pressing appropriate pushbutton/indicators. The depressed button indicates the selection of the operator by the appearance of a brightly colored display behind the clear front surface. Seven digits composed of light emitting diodes (LED's) indicate the tuned frequency to a resolution of 10 Hz. The large tuning knob and four tuning rate pushbuttons provide frequency tuning capability. A tuning disable pushbutton locks the receiver to a specific frequency, thereby preventing accidental operator frequency changes. The optional remote control mode is enabled by one of two methods: depressing the TUNING DISABLE pushbutton, or a control change activated by the remote device. A jumper wire on the Manual Tuning Up/Down Counter card determines the method employed. In the remote mode, the receiver will respond to parallel input data, consisting of frequency and bandwidth information, and is compatible with buffered CMOS levels.

Pushbutton-selectable parameters in addition to the operating modes are IF Bandwidths, Gain Mode, and Meter Select. Selectable IF bandwidths of 0.3 kHz, 1.0 kHz, 3.2 kHz, 6 kHz, and 16 kHz operate in conjunction with the AM, FM, or CW detection modes. When the optional ISB, LSB, Or USB detection modes are chosen, IF bandwidth selection is ineffective due to the automatic override by the detection mode control. RF gain may be controlled manually or by Fast or Slow AGC. A dual-purpose meter indicates Signal Strength or Line Audio level.

Internal frequency tuning circuitry of the basic receiver includes the 1st, 2nd, and 3rd LO Synthesizers, and a BFO Synthesizer. The phase lock loop frequency synthesizers determine tuned frequency to a resolution of 10 Hz. The synthesized BFO tunes ±8.9 kHz from 455 kHz in 100 Hz and 1 kHz steps. A non-volatile memory stores the tuned frequency for a minimum of 48 hours after power interruption (i.e., power failure or manually turning power .off).

Rear panel features include BNC connectors for a 50 Ω RF input, a 455 kHz IF output, and a 1 MHz reference input/output selectable by a related slide switch. Two five-lug terminal boards provide audio outputs that include: a 600 Ω floating center-tapped ISB output (for the lower sideband), a single-ended phone output, a center-tapped line audio output, and an FM/CW/SSB detector output for monitoring. Line voltage selection for high and low voltage conditions may be accomplished in a few seconds by inserting the printed circuit (PC) wafer in one of four positions in the line cord assembly.

Maintenance operations are straightforward due to the clean mechanical packaging and the placement of nearly all components on plug-in circuit boards. These circuit boards mount on motherboards having all pins accessible from the bottom of the receiver. Adjustments and alignments have been kept to a minimum. Removing the top cover exposes the assemblies, all of which may be unplugged from their sockets or freed from the main chassis by quick disconnect plugs. The dc power supplies are thermal and short circuit protected, require

GENERAL DESCRIPTION WJ-8718 HF RECEIVER

no adjustments, and can easily be replaced. A printed circuit wafer, accessible on the rear panel, makes possible the matching of the power transformer to line voltages of 110 Vac (±15%) and 220 Vac (±15%).

1.2 MECHANICAL CHARACTERISTICS

The receiver mounts in a standard 19-inch equipment rack, occupies 5.25 inches of vertical space, and extends 19.6 inches into the rack. The main chassis, front, rear, top, bottom, and internal compartment panels are constructed of aluminum. Side panels are cast aluminum, the front panel is a 0.19-inch thick aluminum plate, and the rear panel, main deck, and internal partitions are stamped aluminum. The side panels and top and bottom covers are perforated to allow for flow-through ventilation. All operating controls and indicators are on the front panel, while all input and output cables are connected to the rear panel (except for the phone jack). This package meets the radiation specification of MIL-STD-461A.

The front panel is overlaid with a black bezel etched with control markings. All of the pushbuttons are mounted on a printed circuit card positioned behind the front panel, and extend through cutouts in the front panel. All of the remaining controls and line audio/signal strength meter are mounted directly on the front panel. The tuned frequency numeric display is mounted on a card positioned behind a cutout in the front panel, over which a polarized filter is installed. The audio phones jack, RF gain control, and phone level control are also mounted on the front panel.

The rear panel mounts all input, output, and accessories, with the exception of the above mentioned phones jack. BNC connectors are supplied for the RF input, IF output, and 1 MHz reference input/output. The INT/EXT clock switch for selecting internal or external timebase reference is located next to the 1 MHz reference input/output. Two terminal blocks supply an output for Line Audio, Phone Audio, ISB Audio, and FM Audio. Two fuseholders are found on the rear panel. The circular fuseholder is used to hold the alternate line voltage fuse, while the rectangular fuseholder has the additional functions of line filter, voltage selection, and ac line cord receptacle. Also on the rear panel are $+15$ V, -15 V, and $+5$ V heat sinked regulators, a Line Audio potentiometer, and optional 37-pin female connectors for remote control.

Loosening 34 quarter-turn fasteners allows the top cover to be lifted from the receiver thus exposing four main compartments. A power distribution circuit, input converter, and optional preselector mount in one compartment and three synthesizer boards mount in another. The IF modules and the digital control circuits are also in separate compartments for mechanical support and shielding purposes.

Removing the bottom cover, also held in place by 34 quarter-turn fasteners, exposes three motherboards that mount a total of 27 modules and the components mounted on the front panel. All connections to the motherboards are made with push-on plugs so that replacement of a motherboard consists of removing less than 10 screws and the plugs.

1.3 EQUIPMENT SUPPLIED

The equipment supplied consists of the receiver and a detachable line cord.

WJ-8718 HF RECEIVER GENERAL DESCRIPTION

1.4 EQUIPMENT REQUIRED BUT NOT SUPPLIED

Select equipment from the following general classifications to obtain full use of the receiver.

- 1. Antenna, 50 Ω
- 2. Audio monitoring equipment such as the following: (for monitoring ISB signals, two units will be required except for headphones, which monitors both sidebands.)
	- a) Speaker panel, 600 Ω
	- b) Stereo headphones, 600Ω
	- c) Tape recorder
- 3. Wideband tape recorder for 455 kHz IF amplifier predetection output.
- 4. IF-to-tape converter for 455 kHz-to-video signal conversion.
- 5. Remote Input Interface for receivers utilizing remote control operation. Refer to the Installation Section of this manual for definitions of the input lines.
- 6. Two extender cards are required (available from Watkins-Johnson) for troubleshooting to the component level.

1.5 OPTIONAL EQUIPMENT

The following optional equipment is available for use with the WJ-8718 HF Receiver. For additional information concerning these options and others, contact Watkins-Johnson Company, Gaithersburg, Maryland, or your Watkins-Johnson representative.

GENERAL DESCRIPTION WJ-8718 HF RECEIVER

- * Note: Either MCM or MCM-2 is required with main frame for receiver operation.
- ** Note: Independent Sideband (ISB) option provides selectable ISB, LSB, and USB functions.

WJ-8718 HF RECEIVER

TABLE 1-1

Table 1-1. Type WJ-8718 HF Receiver, Specifications

Table 1-1. Type WJ-8718 HF Receiver, Specifications (Continued)

WJ-8718 HF RECEIVER

Table 1-1. Type WJ-8718 HF Receiver, Specifications (Continued)

* Note: The stereo headphone output will provide 30 mW for each sideband in the ISB mode; USB output available on the stereo phone "tip", LSB output available on stereo phone "ring".

Figure 2-1. WJ-8718 Receiver, Critical Dimensions

SECTION II INSTALLATION AND OPERATION

2.1 UNPACKING AND INSPECTION

Examine the shipping carton for damage before the WJ-8718 is unpacked. If the carton has been damaged, try to have the carrier's agent present when the equipment is unpacked. If not, retain the shipping cartons and padding material for the carrier's inspection if damage to the equipment is evident after it has been unpacked.

See that the equipment is complete as listed on the packing slip. Contact Watkins-Johnson Company, Gaithersburg, Maryland, or your Watkins-Johnson representative with details of any shortage.

The unit was thoroughly. inspected and factory adjusted for optimum performance prior to shipment. It is, therefore, ready for use upon receipt. After uncrating and checking contents against the packing slip, visually inspect all exterior surfaces for dents and scratches. If external damage is visible, remove the dust covers and inspect the internal components for apparent damage. Then check the internal cables for loose connections, and plug-in items such as printed wiring boards, which may have been loosened from their receptacles.

2.2 PREPARATION FOR RESHIPMENT AND STORAGE

If the WJ-8718 must be prepared for reshipment, the packaging methods should follow the pattern established in the original shipment. If retained, the original materials can be reused to a large extent or will at a minimum provide guidance for the repackaging effort. Conditions during storage and shipment should normally be limited as follows:

Maximum humidity: 95% (no condensation)

Temperature range: $\text{--}30^\mathsf{O}\text{C}$ to $\text{85}^\mathsf{O}\text{C}$

2.3 INSTALLATION

The receiver is designed for mounting in a standard 19-inch equipment rack. It occupies 5.25 inches of vertical rack space and extends approximately 19.62 inches into the rack to the tips of the rear protective handles. Critical dimensions are shown in Figure 2-1. Do not rely solely on front panel mounting hardware to support the receiver. A brace extending along the sides from the front panel to the rear panel is preferred. The rack should allow a free flow of air through top and bottom covers and side panels, as well as around the outer surfaces of the receiver.

Access to the rear panel should be allowed so that input and output connections can be conveniently made or changed if desired. Figures 2-2 and 2-3 are photographs of the front and rear panels showing the locations of the connectors. Described below are the functions and input/output parameters of each connector.

Figure 2-2. WJ-8718 HF Receiver, Front Panel View

Figure 2-3. WJ-8718 HF Receiver, Rear Panel View

2.3.1 VOLTAGE SELECTOR/FUSE BLOCK AND LINE CORD RECEPTACLE (FL1J1)

This assembly should always be inspected before installation of the receiver in a new location. With the line cord unplugged, the clear plastic window can be slid over the three male power receptacle prongs. This exposes the line fuse and a hinged, plastic FUSE PULL lever.

Swinging of the FUSE PULL lever to the left ejects the fuse from the holder and frees a line-voltage-select PC wafer found at the bottom of the assembly. Looking down on the PC wafer at a slight angle on the left side shows the selected line voltage for the receiver, either 100, 120, 220, or 240 Vac. If the voltage shown does not match the available line voltage, remove the PC wafer and reinstall it so that the closest line voltage is visible with the PC wafer in position; the PC wafer should be set in the voltage position closest to the line voltage being used. Then install the fuse suitable for the line voltage: 1 A, slow-blow for 100 Vac and 120 Vac, or 1/2 A, slow-blow for 220 Vac and 240 Vac. Install the other fuse in the alternate fuseholder.

Slide the clear plastic window back over the fuse and PC wafer portion of the assembly holder and insert the line cord in the receptacle.

2.3.2 RF INPUT (A2J1)

This BNC connector is the RF signal input for the receiver. Nominal input impedance is 50 Ω . The input is protected against signals exceeding +15 dBm (1.25 V rms) and static build-up.

2.3.3 ALTERNATE FUSEHOLDER (XF2)

This fuseholder provides convenient storage of the fuse for the line voltage not in use. There is no electrical connection to the fuseholder.

2.3.4 IF OUTPUT (J12)

This BNC connector supplies a 455 kHz IF output. The level will be 20 mV, minimum, into 50 Ω in AGC mode, for RF input signals greater than 3 μ V.

2.3.5 TERMINAL BOARD (TB1)

Two audio outputs are available on this board. They will be described separately.

- 1. LINE AUDIO. These three terminals provide a floating, 600 Ω , center tapped audio output. This output will drive a 600 Ω load from zero (0) W to at least $2 \le (0 \le 34.6 \le$ rms) depending on the setting of rear panel LINE AUDIO LEVEL potentiometer R1. This line voltage is monitored by the front panel meter when the LINE AUDIO METER switch is engaged.
- 2. PHONE AUDIO. This single ended output is in parallel with the front panel PHONES jack and is meant to drive a 600Ω load. Output level is controlled by the front panel PHONE LEVEL potentiometer and will typically be a maximum of 7.8 V rms.

INSTALLATION AND OPERATION

•

2.3.6 TERMINAL BOARD (TB2)

These outputs will be described separately.

- 1. ISB AUDIO. Three of the terminals on this board provide a floating, center tapped, balanced output for driving a 600 Ω load. When in the ISB mode, only the LSB signal is available from this output. No other signal is available from these terminals. Audio level may be set to a maximum of 100 mW (7.75 V rms) using a potentiometer on printed circuit card A4A8. The USB signal for the ISB mode appears at the LINE AUDIO terminals of TBl.
- 2. FM AUDIO. This is a dc-coupled monitor voltage from the discriminator. Measure with a high impedance voltmeter.

2.3.7 LINE AUDIO LEVEL (R1)

This potentiometer adjusts the level of audio signals appearing at the LINE AUDIO terminals of TBl. The front panel meter monitors this output when the related LINE AUDIO switch is engaged. Rotating this control fully clockwise will provide at least a 2 W audio output $(34.6 \text{ V} \cdot \text{rms}/+33 \text{ dBm})$ into 600 Ω .

2.3.8 CLOCK SWITCH (S2)

Setting this switch to the INT position selects the internal time base for the receiver and provides the internal 1 MHz reference output at J1l. Setting this switch to the EXT position deactivates the internal reference so that an external signal may be applied to J1l.

2.3.9 1 MHz REF (Jll)

When the CLOCK switch is in the INT position, this BNC connector provides a 1 MHz, 100 mV rms output into 50 Ω . When the switch is set in the EXT position, a 1 MHz reference signal of at least 50 mV rms into 50 Ω must be applied to J11 to provide a time base for the receiver.

2.3.10 PHONES JACK (J13)

This output is intended to drive a 600 Ω , or greater, stereo headphone set. When operating in the (optional) ISB mode, both USB and LSB information can be monitored simultaneously through the headphones. Mono headphones, however, may be used with loss of LSB when operating in the ISB mode. In all other modes, both stereo and mono headphones will provide essentially the same results.

2.3.11 REMOTE INPUT OPTION (A6A1J1)

When this 37-pin input connector is provided, remote tuning is enabled by manually pressing the TUNING DISABLE pushbutton, or internally by connecting a jumper wire in Manual Tuning Up/Down Counter A6A1, as described in Note 4 of Figure 6-18. Frequency tuning and IF bandwidth can be remotely selected in AM, FM, or CW modes. Other modes automatically determine IF bandwidth. Identification of the Remote Input lines is shown in Table 2-1.

Up/Down Counter Board A6A1	Remote Input A6A1J1
E20 E12 E32 E24 E28 E16	3.2 kHz $Pin-9$ $Pin-5$ 0.3 kHz $Pin-15$ 1.0 kHz $Pin-11$ 6.0 kHz $Pin-13$ 16 kHz $Pin-33$ BW enable
$\mathbf{2}^{\mathbf{0}}$ E39 E29 E30 $\frac{1}{2}$ ³ E38	$Pin-37$ $\mathbf{10}^{1}$ $Pin-32$ $Pin-14$ $Pin-18$
$2^{\mathbf{0}}$ E37 E34 E33 $\frac{1}{2}$ ³ E35	$Pin-36$ $\bf{10}^{\,2}$ $Pin-16$ $Pin-34$ $Pin-35$
$2^{\mathbf{0}}$ E26 E13 E14 $\frac{1}{2}^{3}$ E25	$Pin-12$ $\bf{10}^{\,3}$ $Pin-24$ $Pin-6$ $Pin-30$
$2^{\mathbf{0}}$ E22 E18 E17 $\frac{1}{2}^{3}$ E21	$Pin-10$ 10^4 $Pin-8$ $Pin-26$ $Pin-28$
$2^{\mathbf{0}}$ E10 E08 E04 $^{13}_{2}$ E09	Pin- 4 $\mathbf{10}^{\mathbf{5}}$ $\mathbf{3}$ $Pin-$ $Pin-1$ $Pin-22$
2^0 E06 E11 E15 ະວ 2° E5	$Pin-2$ 10^6 $Pin-23$ $Pin-25$ $Pin-20$
$\begin{smallmatrix} 2 & 0 \ 2 & 1 \end{smallmatrix}$ E36 E40	$Pin-17$ $\mathbf{10}^{7}$ $Pin-19$
E7 E19 E23 E27	$Pin-21$ Load $Pin-27$ $Pin-29$ Ground $Pin-31$ lines

Table 2-1. Remote Input Lines Identification

INSTALLATION AND OPERATION WJ-8718 HF RECEIVER

2.4 OPERATION

All front panel controls and indicators are described here. The pushbuttons have a mechanical interlock arrangement so that only one button of any group may be in at a time. Partial depression of a button in the out position releases any button previously depressed. A depressed button will be indicated by a brightly colored display behind the clear front surface. If no button has been depressed in any functional grouping, that particular mode will be inactive. For an explanation of front panel features, refer to the following paragraphs.

2.4.1 PUSH ON/OFF POWER (Sl)

Press this button in to energize the receiver. During initial installation, be sure the line-voltage-select PC wafer on the rear panel matches the available line voltage before energizing the receiver. Refer to paragraph 2.3.1 for the voltage selection procedure.

2.4.2 METER (M1)

The meter contains two scales of which one is a signal strength scale with a range of 0 to 110 dB. This signal strength scale contains a MAN SET mark on the scale to indicate proper signal strength in the MAN gain mode. The other scale on the meter indicates the audio level of the LINE AUDIO output in dB above 1 mW, referenced to 600 Ω .

2.4.3 METER SWITCHES

The two switches, LINE AUDIO and SIGNAL STRENGTH, determine what function the meter will indicate. Both of these functions are explained below.

- 1. LINE AUDIO. With this switch engaged, the rear panel LINE AUDIO terminals can be set for 0 to 2 W output (0 V to 34.6 V rms). Rear panel LINE AUDIO LEVEL potentiometer R1 establishes the level.
- 2. SIGNAL STRENGTH. This indication is related to the AM detector voltage. In AGC modes it provides a logarithmic indication of signal strength; in the manual gain mode it represents a near linear indication of AM detector voltage.

2.4.4 GAIN MODE

The following switches establish the receiver gain mode.

- 1. FAST AGC. The 15 ms response time provided in this mode is useful for AM and FM signals.
- 2. SLOW AGC. The 15 ms attack time and 2 sec decay time provided in this mode is suitable for CW, ISB, and SSB signals.
- 3. MAN GAIN. This mode activates the RF GAIN control which otherwise has no effect. If the AM detector is overloaded in the MAN gain mode, switching to the SLOW AGC mode may result in a recovery time several times longer than expected for the SLOW AGC mode.

WJ-8718 HF RECEIVER

2.4.5 RF GAIN CONTROL

When in the MAN gain mode, rotating the RF GAIN control clockwise approximates a logarithmic increase in receiver gain. With the METER switches in the SIGNAL STRENGTH mode, this control should be set for an indication at the MAN SET mark on the meter.

2.4.6 DETECTION MODE

One of the following six detection switches must be depressed to establish a detection mode. If the AM, FM, or CW switch is selected, an IF BANDWIDTH kHz switch also must be selected. Selection of optional ISB, USB, or LSB switches automatically activates other bandwidth filters related to these modes of operation.

- 1. AM MODE. The LINE AUDIO, PHONE AUDIO, and front panel PHONES audio are taken from the AM detector in this mode.
- 2. FM MODE. The LINE AUDIO, PHONE AUDIO, and front panel PHONES audio are taken from the FM detector in this mode. A dc-coupled monitor voltage from the detector appears at the FM AUDIO terminals of TB2 for test purposes.
- 3. CW MODE. Selection of this mode enables the BFO and the BFO offset switch. The LINE AUDIO, PHONE AUDIO, and front panel PHONES audio are taken from the CW/SSB product detector in this mode.
- 4. USB MODE (Option). Selection of this mode overrides the front panel IF bandwidth switches and activates the independent IF filter for upper sideband reception. Audio will be available at the front panel PHONES jack, and at the AUDIO LINE terminals and PHONE AUDIO terminals of TBI on the rear panel. The BFO is enabled but fixed in frequency at 455 kHz. The frequency readout indicates the corresponding suppressed carrier frequency.
- 5. LSB MODE (Option). Except for the sideband selected, this mode is functionally identical to the USB mode.
- 6. ISB MODE (Option). Selection of this detection mode automatically activates separate IF filters independent of the front panel IF bandwidth selection. Both upper and lower sidebands are separately and simultaneously demodulated.

The stereo PHONES jack provides the USB component of the signal on the tip contact and the LSB component of the signal on the ring contact. With mono headphones, only the USB component of the signal will be heard.

On the rear panel, lower sideband information will be available at the ISB AUDIO terminals of TB2. Upper sideband information will be available at the AUDIO LINE terminals of TBI.

INSTALLATION AND OPERATION

2.4.7 IF BANDWIDTH (kHz)

One of the following IF bandwidth switches must be selected when in the AM, FM, or CW detection modes; in the other three detection modes IF bandwidth switches are inoperative. Available bandwidths are: 0.3 kHz, 1.0 kHz, 3.2 kHz, 6 kHz, and 16 kHz.

2.4.8 BFO OFFSET

These thumbwheel switches are activated only in the CW detection mode. The BFO offset is 8.9 kHz (from 455 kHz) in steps of 100 Hz. The BFO signal is injected after the IF bandwidth filters, thus ensuring that the pitch is independent of IF bandwidth. Switching to "0" of the "+, $0, -$ " section of the switch automatically tunes the BFO to 455 kHz, regardless of the setting of the numerical sections.

2.4.9 TUNED FREQUENCY READOUT

This seven-digit readout displays the tuned frequency of the receiver. Each digit is a seven-segment LED with intensity controlled by a single potentiometer located inside the receiver. The least-significant digit, at the far right, indicates 10's of Hz. Tuned frequency is displayed for both local and remote control of the receiver.

2.4.10 MANUAL TUNING MODULE (A7)

The tuned frequency of the receiver is controlled from the front panel. On versions of the receiver not including the Manual Tuning Module, remote inputs on the rear panel establish tuned frequency. For these remote control receivers, the IF bandwidths may also be selected from the remote location.

- 1. TUNING KNOB. Rotating the knob clockwise increases tuned frequency; counterclockwise rotation decreases tuned frequency. Continuing to tune past the end of the range causes the receiver to step to the opposite end of the band and to continue tuning in the same increasing or decreasing frequency direction. The receiver tunes from 00.00000 MHz to 29.99999 MHz, useable above 5 kHz.
- 2. TUNING DISABLE. Engaging this button locks the receiver to the frequency currently being displayed. Any other tuningrelated button engaged will be released and the tuning knob disabled. Also, by engaging this button, the receiver may be tuned remotely, if this option is installed. Depressing any tuning button slightly releases all buttons and also disables tuning.
- 3. 10 kHz BUTTON. With this button engaged, only the four mostsignificant digits of the readout can be varied by the tuning knob. The 1 kHz, 100 Hz, and 10 Hz digits will be locked to the frequency indicated when the 10 kHz button was engaged.
- 4. 1 kHz BUTTON. With this button engaged, the five mostsignificant digits of the readout can be varied by the tuning knob. The two least-significant digits will be locked to a fixed frequency.

- 5. 100 Hz BUTTON. With this button engaged, only the 10 Hz digit is locked to frequency. All others are available for tuning.
- 6. 10 Hz BUTTON. With this button engaged, all digits are available for tuning.

2.4.11 PHONE LEVEL CONTROL

Rotating the front panel PHONE LEVEL control clockwise increases the output of both the PHONE AUDIO terminals at TB2 and the stereo PHONES jack on the front panel.

INSTALLATION AND OPERATION

WJ-8718 HF RECEIVER

early to savake role of 1220 (120120 mag by the comp

THIS PAGE LEFT BLANK

Figure 3-1. WJ-8718 Overall Block Diagram

3-0a

 \mathcal{L}

SECTION III CIRCUIT DESCRIPTION

3.1 GENERAL

This section describes the various circuits of the WJ-8718 HF Receiver. For coherence in description, the receiver is divided into four functional sections: receiver, synthesizer, digital control, and power supply. A functional description precedes detailed descriptions of the four functional sections. The discussions of the receiver, synthesizer, digital control, and power supply sections consist of circuit descriptions introduced by detailed functional descriptions. Functional block diagrams are included where required. This section is arranged in a functional sequence rather than a numerical sequence to facilitate progressive reading. The table of contents should be consulted for locating descriptions of specific circuits. It is table of contents should be consulted for locating descriptions of specific circuits. assumed that the reader of this section is familiar with the preceeding sections of this manual.

The unit numbering method is used for identification of electrical components in this receiver. Each circuit board or assembly part carries a prefix before the usual class letter and item number. For example, the full designation for R1 on circuit board A4 is A4R1. Paragraph 5.1 should be consulted for further understanding of the unit numbering method. These prefixes are omitted on illustrations and in text except where necessary to avoid confusion.

3.1.1 OVERALL DESCRIPTION

The WJ-8718 Receiver, shown in Figure 3-1, is a triple-eonversion, superheterodyne receiver which operates in the frequency range from 5 kHz to 30 MHz. It has selected bandwidths between 0.3 kHz and 16 kHz and demodulators for AM, FM, and CW signals. Sideband reception (ISB, LSB, and USB) is available as an option. Tuning is in discrete 10 Hz steps, locked by frequency synthesizers to an internal or external frequency standard for accuracy and stability. The power supply section provides regulated voltages of $+15$ V, -15 V, and +5 V.

3.2 RECEIVER SECTION

3.2.1 FUNCTION AL DESCRIPTION

Refer to the receiver functional block diagram, Figure 3-2. Signals enter the receiver via the RF IN connector on the rear panel. The RF Filter accepts signals between 5 kHz and 30 MHz. These signals are passed to the Input Converter, which includes the 1st Mixer, 1st IF Amplifier, 2nd Mixer, and a portion of the 2nd IF Amplifier. The 16 kHz bandwidth of the Input Converter is determined by a crystal filter in the 2nd IF Amplifier. The signals within this bandwidth enter the 10.7 MHz Filter Switch which contains two crystal filters and a wide bandwidth signal path, all of which are selectable. In the 10.7 MHz/455 kHz Converter, the signal is converted to the 3rd IF frequency. This signal is then applied in parallel to the 455 kHz Filter Switch, and (if they are installed) the optional USB Filter Switch and optional ISB/LSB Filter Switch. In the 455 kHz Filter Switch are two more crystal filter paths, 1.0 kHz and 0.3 kHz bandwidth and a wideband path to the 455 kHz Amplifier and AM Detector. In the optional USB Filter Switch is a 2.95 kHz wide crystal filter centered above 455 kHz for upper sideband reception. The optional ISB/LSB Filter Switch has a similar filter centered below 455kHz for lower sideband reception. Table 3-1 shows how these filters are used to control the receiver bandwidth when various bandwidths and detection modes are selected.

TABLE 3-1

NOTE: The Input Converter Bandwidth is 16 kHz.

From the output of the 455 kHz filters, the signal flow and circuit operation are controlled by the Detection Mode switches, whose functions are summarized in Table 3-2. For all detection modes, a filtered 455 kHz signal is sent to the 455 kHz Amplifier/AM Detector. In all detection modes the AM detector output is processed by the AGC and used for Signal Strength Meter voltage and, in AGC mode, used for RF and IF gain control.

In the AM mode, the AM detector supplies AM audio through part of the Audio Amplifier {to the Phone Level Control} and the Line Audio Level control on the rear panel.

In the FM mode, the limiter and discriminator portion of the FM/CW/SSB Detector energizes and receives an amplified 455 kHz signal from the 455 kHz Amplifier. FM audio then passes through the Audio Amplifier, as well as the Phone Level and Line Audio Level controls.

In the CW mode, and optional USB and LSB modes, the BFO and the product detector portion of the FM/CW/SSB Detector are enabled and use the amplified 455 kHz signal as indicated in Figure 3-2. The product detector audio output passes through the Audio Amplifier to the phone level and line audio level controls.

In the optional ISB mode, the circuits described above operate the same as for the USB mode. In addition, the LSB signal is fed to the ISB Detector and Audio which duplicates portions of the 455 kHz amplifier, product detector, AGC, and audio amplifier circuits. LSB audio is applied to the ISB audio level control and one section of the phone level control. The other section of the phone level control is still supplied with USB audio. As a result, the PHONES jack on the front panel, which is a three-eonductor type, will have both USB and LSB audio available in the ISB mode if suitable headphones (i.e., 600 Ω , "stereo" type) are used. For all other detection modes the Phone Audio will be available at the PHONES jack.

WJ-8718 HF RECEIVER

TABLE 3-2

Table 3-2. Detection Mode Output Signal Relationships

3.2.2 TYPE 791616 RF FILTER (A2)

The first module in the receiver's signal path is a 15-pole, low-pass RF Filter, whose schematic is shown in Figure 6-1. It restricts the signals entering the receiver to the intended frequency band of 5 kHz to 30 MHz. Over this frequency range, its attenuation is less than 1 dB, rising slightly at the ends of the range. Above 30 MHz, the attenuation increases rapidly. This stopband attenuation determines the image rejection and the conducted LO leakage of the receiver. Without this attenuation, the receiver would have full sensitivity to signals in the image frequency band between 85.8 MHz and 115.8 MHz. Also, the 1st LO, which tunes from 42.9 MHz to 72.9 MHz would have an easy path from the 1st Mixer, which follows the RF Filter, to the RF IN connector where it could become an RFI source. However, over both of these frequency bands, the filter attenuation is greater than 80 dB. The RF Filter also protects the rest of the receiver from damage due to excessive signal levels in the filter passband. Diodes CR1, CR2, VR1, and VR2 conduct when signals greater than +15 dBm enter the RF IN connector, shunting the excessive energy away from the receiver. Resistor R1 provides a dc path to discharge any static electric charge which might exist at the RF input.

The values of inductors and capacitors are critical to the filter performance and close tolerance parts are used. Care must be taken if it becomes necessary to open the RF Filter enclosure since the physical orientation of the parts, particularly the inductors, affect both its passband and stopband response.

3.2.3 TYPE 791592 INPUT CONVERTER (A3)

All signals entering the Input Converter from the RF Filter are converted up in frequency and filtered. Signals passed by the 1st IF Filter are amplified and converted down in frequency to 10.7 MHz. Here they are further amplified and filtered. The overall net gain of the Input Converter is roughly +12 dB when zero gain control current is applied. The schematic diagram of the Input Converter is shown in Figure 6-2.

Signals reaching the 1st Mixer, A1U1, may be any frequency from 5 kHz up to slightly above 30 MHz and any level from the noise floor to $+30$ dBm. In general, many signals will be present covering a wide range of levels. The role of the 1st Mixer is to handle these in such a way that the balance of the receiver can select the desired signal and reject all others. To accomplish this, a high level mixer is used and relatively high (+20 dBm) local oscillator power is applied. The conversion loss of the 1st Mixer is approximately 6 dB. Therefore, the 1st Mixer is followed by an amplifier to restore the signals to their original levels. This amplifier uses a grounded gate FET, A1Q2, to obtain a low noise figure, a good terminating impedance for the mixer, and a large signal handling ability. To set the operating point of A1Q2, a constant current source, A1Q1 and its associated circuitry, is used. Due to the

3.2.2a TYPE 791616 RF INPUT FILTER (A2)

Within this assembly is a Type 280093 PC board which contains the circuitry of the RF input filter. The schematic diagram for this circuit is Figure 6-3a. The circuit is a lO-pole, elliptic function low-pass RF filter, with an insertion loss of less than 1. 5 dB over the normal input range of 0.5 to 30 MHz. Above 30 MHz, the attenuation increases rapidly. This attenuation improves the image rejection and reduces the conducted LO leakage of the receiver. Over the range of LO and image frequencies, the attenuation of the input filter exceeds 80 dB. Resistor Rl provides a dc path to ground to bleed off any accumulated static charge at the RF input. Diodes CR1 through CR4 use the Zener breakdown potential to protect the rest of the receiver from input signals in excess of +15 dBm. C12 and L6 provide a high frequency trap to prevent radiation of harmonics of the 1st LO. The nominal input impedance of the filter is 50Q.

WJ-8718 HF RECEIVER

 \sim

CIRCUIT DESCRIPTION

THIS PAGE LEFT BLANK

 \mathcal{L}

variation between FET's, the effects of temperature, and other conditions of the circuit, the dc voltage at the collector of A1Q1 and the source of $A1Q2$ may range from about 0.5 V to greater than 3 V.

The output load for A1Q2 is transformer A1T1 which is broadly tuned by A1C3 to ensure a proper driving impedance for the 1st IF crystal filter A1FLl. This filter requires a 50 Ω source and load and has a center frequency of 42.905 MHz and a 3 dB bandwidth of 28 kHz. The primary function of A1FL1 is to reject unwanted signals which are passed by the RF Filter and 1st Mixer and to establish the initial IF bandpass.

Signals passed by A1FL1 are coupled to a second amplifier, A2Q2, through a coupling network consisting of L1 and A2C11. This amplifier is very similar to A1Q2 and has a similar constant current source biasing it. Its output circuit is also a broadly tuned similar constant current source biasing it. transformer, but is shunted by gain control diode A2CR2. As the current through the diode increases, its RF impedance decreases and the net gain of A2Q2 is decreased. Current to A2CR2 is supplied by the RF Gain portion of the AGC, A4A6. As the current varies from zero to maximum, there is approximately 30 dB of gain reduction.

The output signal of A2Q2 is down converted by the 2nd Mixer, A2Ul. The 2nd LO signal enters the Input Converter via A2J1 at a level of approximately 0 dBm. Common emitter amplifiers, A2Q5 and A2Q6, provide enough gain to bring the 2nd LO signal to a nominal level of +17 dBm. Each of these stages is broadly tuned transformer-coupled and each has some unbypassed emitter resistance to preserve a relatively low harmonic content in the 2nd LO signal.

The 2nd Mixer is followed by a bipolar cascode amplifier. It consists of common emitter stage A2Q4 and common base stage A2Q3. These provide relatively high gain with good stability and low noise contribution. Transformer A2T2 couples the output of A2Q3 to crystal filter A2FLl. This filter has a center frequency of 10.7 MHz, a bandwidth of 16 kHz, and requires 50 Ω terminations.

The received signal frequency which corresponds to the center of the 2nd IF at exactly 10.7 MHz depends on the frequencies of both the 1st and 2nd LO's. The control of these two oscillators is described in the Synthesizer Section 3.3.

3.2.4 TYPE 791569 IF MOTHERBOARD (A4)

The schematic diagram of the IF Motherboard can be found on the main chassis schematic diagram, Figure 6-22. The IF Motherboard has 11 positions for plug-in circuit cards. With the ISB option installed, a total of 10 positions are used and the eleventh is a spare.

3.2.5 TYPE 791594 10.7 MHz FILTER SWITCH (A4A1)

The 10.7 MHz Filter Switch has two basic functions: it selects one of three signal paths as part of the overall receiver bandwidth determining scheme and it provides additional IF amplification. The schematic diagram of this module is shown in Figure 6-3.

All six transistors, Q1 through Q6, act as switches and amplifiers. Only two will be on at a time. When Q1 and Q2 are biased on, the 3.2 kHz crystal filter FL1 is engaged, restricting the receiver bandwidth to that value. When Q3 and Q4 are on, FL2 is active, giving the receiver a 6.0 kHz bandwidth. The path through Q5 and Q6 is quite broad, so when they are selected, the receiver bandwidth through at least the 2nd IF is controlled by the Input Converter at 16 kHz. The pair of transistors switched on is determined by the voltage on the

WJ-8718 HF RECEIVER CIRCUIT DESCRIPTION

3.2.5a TYPE 791594 10.7 MHz FILTER SWITCH (A4Al) (REVISION E)

The schematic diagram for this circuit board is Figure 6-3a. The 10.7 MHz Filter Switch receives the 10. 7 MHz IF signal output from the Input Converter, *A3.* A block diagram of the IF section is shown in Figure 3-2. At this point, the IF bandwidth has been set at 16 kHz by a filter in the Input Converter. The 10. 7 MHz Filter Switch contains bandpass filters of 6 kHz and 3.2 kHz bandwidth. The purpose of this circuit is to route the IF signal through one of these filters, or through a wideband path which allows the full 16 kHz bandwidth to pass. The selection of the filter path is made by application of a logic high level to one of the three control terminals.

In any IF bandwidth, a logic high is applied to one of three control lines from the I/O motherboard, at pin 15, 17, or 19. These lines are connected to the non-inverting inputs of UlA, UlB, and U2A. The inverting inputs are held at approximately 0.8 V by voltage divider R52-R53. The output voltage of the selected op-amp swings positive, turning on one pair of common-emitter IF amplifier stages. For example, if UlA is selected, Ql and Q4 are turned on.

The 10.7 MHz IF signal is input at pin 13 and coupled through Cl to the base circuits of Ql, Q2, and Q3. If Ql is on, the signal is amplified and coupled to FLl. This filter has a 50 Ω input impedance and a 3 dB bandwidth of 3.2 kHz. The filtered IF signal is applied to amplifier Q4 through level-adjust potentiometer R26. The amplified IF signal is output at pin 57. If 6 kHz bandwidth is selected, the IF signal is routed through Q2, F L2, and Q5. If any other bandwidth is selected, the IF signal is routed through Q3, attenuator R22, R23, R24, and Q6. The gain of the three signal paths is equalized by R26, R28, and R30 to approximately 14 dB. The circuit has nominal input and output impedances of 50Ω .

THIS PAGE LEFT BLANK

CIRCUIT DESCRIPTION

W]-8718 HF RECEIVER

three control lines: pins 15, 17, and 19 of this module. Zero volts turns off a signal path while +5 V turns it on. The source of these control voltages will be discussed in the Digital Control Section 3.4.

A signal entering this module from the Input Converter will pass through a reactive impedance transformer consisting of C31 and L2 which provides the required 50 Ω termination for the output filter of the Input Converter. The signal is applied in parallel to the inputs of Q1, Q3, and Q5. If Q1 or Q3 is on, the signal will be amplified and transformer coupled to the corresponding crystal filter. If Q5 is on, the signal is amplified but not filtered. Potentiometers R7, R22, and R39 serve to equalize the gain (approximately 14 dB) of the three signal paths. The signal passes through the corresponding output transistor, Q_2 , Q_4 , or Q_6 , whose output feeds another reactive impedance transformer consisting of L3 and C32.

In normal operation, one pair of transistors is always on. The transistors with +5 V applied to their control gate (pin 2) will conduct, causing approximately 2 V drop across R34 and R45 which serves to cut off the transistors with zero pin 2 voltage. In the event that no bandwidth selection is made, all three control voltages will be zero and some signal may leak through these paths, but the receiver will appear dead due to further switching which occurs in the 3rd IF.

3.2.6 TYPE 71430 10.7 MHz/455 kHz CONVERTER (A4A2)

The schematic diagram for this converter is shown in Figure 6-4. The 3rd Mixer converts signals from 10.7 MHz to 455 kHz. The 3rd LO signal is input at the fixed frequency of 11.155 MHz and a level of approximately -6 dBm, and is amplified by transistor Q1 and its associated circuitry to roughly +7 dBm before entering the mixer. The amplifier operates as a common emitter stage with some unbypassed emitter resistance to stabilize its gain and reduce distortion. The pi-network, C7-L2-C8, serves as an impedance transformer and low-pass filter, further reducing distortion of the LO signal.

Low-pass filter C9, L3, C10, L4, and Cll filters out undesired components above 500 kHz from the mixer output and matches impedances between the mixer and the following circuits. The sideband structure of the 455 kHz signal is a replica of those which entered the receiver at the RF IN connector. This is not true of the 1st and 2nd IF signals. When a mixer generates an IF frequency which is the difference between an input signal frequency and local oscillator of higher frequency than the input signal, the output has a sideband spectrum which is reversed from the input. Therefore, if a single sideband signal is received which is transmitted as upper sideband, upon reaching the 1st IF the signal would appear to be a lower sideband one. In the 2nd Mixer, the LO is below that mixer input frequency, no additional spectral reversal occurs and the 2nd IF signal would also appear to be a lower sideband one. Finally, in the 3rd Mixer, another spectral reversal occurs and the signal again appears as an upper sideband one. This matters primarily when troubleshooting by injecting IF test signals. When a signal is injected into the 1st or 2nd IF, if its frequency is increased, the frequency of the 3rd IF signal will appear to decrease. Remember, however, there is no apparent reversal from the RF input to the 3rd IF.

3.2.7 TYPE 791595 455 kHz FILTER SWITCH (A4A3)

The schematic diagram for this circuit is Figure 6-5. The 3rd IF signal from the 10.7 MHz/455 kHz converter is fed in parallel to the 455 kHz Filter Switch, A4A3, the optional USB Filter Switch, A4A4, and the optional ISB/USB Filter Switch A4A5. The USB Filter Switch and ISB/LSB Filter Switch have relatively high input and output impedances. Therefore, there is no change in the operation of the 455 kHz Filter Switch if the options are not installed.

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

The 455 kHz Filter Switch is similar in function to the 10.7 MHz Filter Switch. Both contain three possible signal paths, two with crystal filters and one with broad bandwidth. There are, however, several important differences between the two filter switches. The 455 kHz bandwidth is 0.3 kHz when Q1 and Q2 are activated, and 1 kHz when Q3 and Q4 are activated. When Q5 and Q6 are activated the broad bandwidth path is energized, thus allowing the overall receiver bandwidth to be controlled by the 10.7 MHz Filter Switch or the Input Converter. In the 455 kHz Filter Switch it is possible for all paths to be off when the USB or LSB filters are selected.

The input signal connects in parallel to Q_1 , Q_3 , and Q_5 . When Q_1 is biased on, the signal passes through Q1 and is fed through the 0.3 kHz crystal filter (FL1). The biasing of Q1 and $Q2$ is controlled by the voltage on pin 19. When this voltage is high $(+5 \text{ V})$, the output of U1D will be $+12$ V to $+15$ V, thus biasing Q1 and Q2. When this voltage is low (0 V), the output of U1D will be -12 V to -15 V which will cause an approximate 1 V reverse bias to the bases of Q1 and Q2, and thus they are turned off.

When the 1 kHz bandwidth is selected, module pin 17 is high, and U1A turns on Q3 and Q4. When the 3.2 kHZ, 6 kHZ, or 16 kHz bandwidths are selected, module pin 15 is high and U1B turns on Q5 and Q6. When ISB, LSB, or USB are selected, all three control lines to this card are low and all three signal paths are inhibited.

All transistors, Q1 through Q6, are operated as common emitter amplifiers with unbypassed emitter resistors to control their gain. Through any of the three signal paths there is a net voltage gain of approximately 9 dB from the input to the output of the module. OP AMP section U1C is not used and is as shown in the schematic connected in an inoperative condition.

3.2.8 TYPE 791596 USB FILTER SWITCH OPTION (A4A4)

The schematic diagram for this circuit description is shown in Figure 6-6. The USB Filter Switch is connected in parallel with the 455 kHz Filter Switch at both the input and the output. It functions like a single channel of the other Filter Switch modules previously mentioned. The USB Filter passes signals between 455.25 kHz and 458.2 kHz and amplifies with a net voltage gain of approximately 9 dB. Because the passband of the filter is offset above the center of the 3rd IF, this filter passes only the upper sideband information when the receiver is tuned to a signal's carrier frequency. This signal path is enabled when either the USB or ISB detection mode is selected. The USB or ISB detection mode inhibits the operation of the 455 kHz Filter Switch.

The input signal is applied to Q1, which either amplifies it or blocks it depending on the voltage on gate 2. The sources of Q1 and Q2 are both connected to a stable $+1.5$ V supplied by diodes CR1 through CR3. When pins 49 or 51 are high, gate 2 of both transistors have approximately $+4.5$ V applied, turning them on. When these control voltages are low (0 V) , both transistors are off. Potentiometer Rll is used to adjust the net gain of the signal path for equalization with the gain of the 455 kHz Filter Switch.

3.2.9 TYPE 791597 ISB/LSB FILTER SWITCH OPTION (A4A5)

The schematic diagram for this circuit description is Figure 6-7. The ISB/LSB Filter Switch connects in parallel with the 455 kHz Filter Switch although the ISB/LSB Filter Switch has an additional output. This output feeds into the ISB Detector/Audio module. The LSB filter is offset below the center of the 3rd IF, passing signals between 451.8 kHz and

WI-8718 HF RECEIVER **CIRCUIT DESCRIPTION**

3.2.8a TYPE 791596 USB FILTER SWITCH (A4A4) (REVISION G)

The schematic diagram for this circuit board is Figure 6-6a. The USB Filter Switch connects into the 455 kHz IF signal path, in parallel with the 455 kHz Filter Switch. A block diagram of the IF section is shown in Figure 3-2. When the receiver is operating in either the USB mode or the ISB mode, the upper sideband modulation is passed in this circuit and sent to the 455 kHz Amplifier/AM Detector (A4A7). The upper sideband filter (F Ll) has a bandpass extending from 455.25 kHz to 458.2 kHz.

When either the USB or ISB detection mode is selected, a logic high is applied to the non-inverting input of UlA. This causes its output voltage to swing to near +15 V. The switching threshold (approximately 1. 6 V) is set by R17 and R18. The positive output voltage supplies bias current to amplifiers Ql and Q2, turning them on. The 455 kHz IF signal, with 16 kHz bandwidth, is amplified by Ql and applied to the upper sideband filter, FLI. The upper sideband is amplified by Q2 and output via pin 57. Potentiometer R23 provides gain adjustment for equalizing the USB signal level with the other filtered IF signals. Resistors R7 and R8 provide impedance matching for the filter input and output, respectively.

3.2.9a TYPE 791597 ISB/LSB FILTER SWITCH (A4A5) (REVISION E)

The schematic diagram for this circuit board is Figure 6-7a. The ISB/ LSB Filter Switch connects into the 455 kHz IF signal path, in parallel with the 455 kHz Filter Switch. A block diagram of the IF section is shown in Figure 3-2. The circuit has two signal outputs, one to the 455 kHz Amplifier/AM Detector (A4A7), and one to the ISB Detector and Audio (A4A8). When the receiver is operating in the LSB detection mode, the lower sideband modulation is output to the 455 kHz Amplifier/AM Detector (A4A7). When the receiver is in the ISB detection mode, the lower sideband modulation is output to the ISB Detector and Audio board. The lower sideband filter (FLl) has a bandwidth extending from 451. 8 kHz to 454.75 kHz.

CIRCUIT DESCRIPTION W]-8718 HF RECEIVER

When the LSB Detection mode is selected, a logic high is applied to the non inverting input of UIA. This causes the output voltage to swing to near $+15$ V. The switching threshold (approximately 2. 5 V) is set by R23 and R24. Diode CRl conducts, supplying bias current through R15 to turn on IF amplifier Ql. Output amplifier Q2 is also biased on, by current flow in R21 and R9. The 455 kHz IF signal, with 16 kHz bandwidth, is amplified by Ql and applied to the lower sideband filter, F Ll. The lower sideband is amplified by Q2 and output via pin 57.

When ISB detection mode is selected, Q1 is biased on by UIB and CR2, as pre viously described. Output amplifier Q3 is also biased on by current flow in R26 and R27. The lower-sideband information is amplified by Q3 and output via pin 53. Notice that only one output amplifier is operating in either mode. Potentiometer R32 allows gain adjustment for equalizing the filtered IF signal levels. Resistor R8 provides input impedance matching for the filter, and the output impedance is matched by R9 and R27.
454.75 kHz. This corresponds to the lower sideband information of a signal whose carrier frequency equals the receiver's dial frequency.

When the LSB detection mode is selected, the signal path through $Q1$, FL1, and $Q2$ is enabled and the LSB output flows to the same point as does the signal from the USB Filter Switch or the 455 kHz Filter Switch. When the optional ISB detection mode is selected, the enabled signal path consists of Q1, FLl, and Q3. In this case the LSB signal is sent instead to the ISB detector. Therefore, in ISB operation the USB Filter Switch and LSB Filter Switch act as active signal splitters. Both receive the same composite signal and filter it, sending the selected information to their respective paths for amplification and demodulation. The operation of the FET switch circuits is essentially identical to that described for the USB Filter Switch. Potentiometer Rll equalizes the LSB signal gain (approximately 9 dB).

3.2.10 TYPE 72488 455 kHz AMPLIFIER/AM DETECTOR (A4A7)

The schematic diagram for this circuit description is Figure 6-9. Although received signals are amplified by most of the circuits in the receiver, the majority of the amplification of weak signals takes place in the 455 kHz amplifier of A4A7. Following a twostage gain controlled amplifier, the input signal is split to provide three outputs: the IF sample which operates the FM/CW/SSB Demodulator, the IF output for the rear panel, and the input to the AM Detector. The AM Detector, which operates at a relatively high level for good linearity, has its output directly coupled to the AGC module and the Audio Amplifier.

FET's Q1 and Q2 operate as common source amplifiers with their gains controlled by a variable voltage applied to gate 2 of each transistor. Inductor L1 broadly tunes the output of Q1 by cancelling any stray capacitance, but the network consisting of L2, C9, C10, C11, and L3 forms a double-tuned bandpass filter of approximately 35 kHz bandwidth. This filter is narrow enough to suppress any broadband noise contributed by earlier stages of the receiver, but at the same time is wide enough not to restrict the receiver's bandwidth. Potentiometer R7 between the first and second amplifiers adjusts the maximum gain of the amplifiers and hence of the whole receiver.

Transistor Q3 serves as a buffer between the 455 kHz amplifier and its three outputs. For signals fed to the FM/CW/SSB Detector (pin 13), Q3 acts as an emitter-follower stage. For the rear panel IF Output, Q3 feeds the signal to Q4, which acts as a power amplifier. Transformer T1 supplies a 50 Ω IF output to the rear panel, providing a nominal 20 mV IF output for RF inputs greater than $3 \mu V$. For the AM detector, Q3 and Q5 both act as common-emitter amplifiers to raise the IF signal to a level of several volts which will permit the detector diode, CR3, to perform linearly. Diodes CR4 and CR5 provide a dc-bias to operate the AM Detector and emitter-follower $(Q6)$ above ground to establish the proper de level for the AGC circuit. The low-pass filter of L7 and C28 suppresses any residual IF signal.

3.2.11 TYPE 78112 AGC (A4A6)

The primary function of the AGC module is to generate control voltages which adjust the amplification of signals passing through the receiver. When the Fast AGC or Slow AGC gain mode is selected, this module attempts to adjust the receiver's amplification (gain) to maintain a constant output from the AM Detector. If the desired signal entering the receiver should fade in amplitude, the receiver gain would increase just enough to compensate for the fade. When the Manual gain mode is selected, the receiver's gain is fixed at a level which depends on the setting of the RF Gain potentiometer on the front panel. This module, as a secondary function, provides voltage to operate the signal strength meter.

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

The differences in decay times of Fast AGC and Slow AGC make them useful for different kinds of signals. In the Fast AGC mode, the gain of the receiver adjusts about as quickly for a rise in signal strength as it does for a fall in signal strength. The time taken to respond to a rise is referred to as attack time, and the time taken for a fall is known as decay time. The response to rising signals remains fast in the Slow AGC mode, but when the signal strength falls the change in gain occurs much more slowly. For AM and FM signals, the total power contained in the carrier and sidebands does not vary much with time at the transmitter. With these types of signals, the main purpose of the AGC is to compensate for atmospheric losses between transmitter and receiver. These changes may occur very slowly or as rapidly as several rises and falls per second. For signals of this sort, the characteristics of the Fast AGC mode will usually serve best. However, for pulsed signals such as telegraphy (A1 emission) and for SSB voice signals (A3J emission) there are rapid fluctuations in transmitted power with recurring peaks. When this type of signal is received, it is usually desirable that the AGC have a sort of memory for the peaks but still be able to respond quickly if there is an abrupt increase in signal level. Hence, the fast attack and slow decay times of the Slow AGC will usually be desired for these cases.

There will also be instances where it is desirable to fix the gain of the receiver at some value to make critical comparisons of signal strength or to eliminate signals or noise below a particular amplitude. For these cases, the Manual gain mode is useful. When using this mode, it is desirable to adjust the RF GAIN control so that the signal strength meter reads at the MAN SET line for the average signal to be monitored, to obtain the greatest latitude for signal level change.

In the following discussions, it may be helpful to consider the simplified AGC circuit Figure 3-3 and the schematic Figure 6-8. In the AGC module, the direct coupled output of the AM detector is filtered by R5 and C3 to limit the speed of response of the Fast AGC. In the Fast AGC Mode, Q7 is biased off, disconnecting C4, so Ql operates simply as an emitter follower. Q7 is biased on when Slow AGC is selected, grounding the negative end of C4. In this case Ql can charge C4 quickly if there is a rise in input from the AM Detector, but when the input falls below its peak value $Q1$ is turned off by the charge stored in $C4$. $Q1$ continues to be off until C4 is discharged by R3. This action gives the fast attack response and slow decay response of the Slow AGC mode. Zener diode CR2 acts as a limiter to prevent short bursts of signal from overcharging C4 (which might cut off the amplifiers for many seconds).

OP AMP UIA acts as a buffer between C4 and the following circuits. A generalpurpose diversity AGC output is provided at pin 16. Transistor Q2 acts as a threshold detector, blocking AGC action for weak signals. This is desirable to allow a maximum signal-to-noise ratio to be obtained in all stages of the receiver before any gain reduction is permitted. The base of $Q2$ is biased to approximately +0.2 V. If the emitter of $Q2$ is lower than about +0.8 V, Q2 will be turned off and no AGC action can occur. When the output of UIA is greater than +0.8 V, Q2 conducts and a gain control voltage appears across R13. When the Manual gain mode is selected, $Q3$ and $Q6$ will be turned on and will clamp the voltage on R13 to ground, and $+5$ V will be applied to the RF Gain potentiometer on the front panel. OP AMP U2B acts as an inverting summing amplifier for the voltage at R13 (which will be zero in Manual gain mode) and the voltage on the RF GAIN control (which will be zero in FAST or SLOW AGC modes).

The output of summing amplifier U2B is buffered by OP AMP UID and fed to the 455 kHz amplifier on A4A7. Zero volts from UID allows the 455 kHz amplifier to operate at maximum gain while a negative output from UID causes the gain of the IF amp to be reduced.

A sample of the IF gain control voltage from U2B is also applied to RF AGC threshold detector Q5. This threshold detector causes the gain reduction to occur only in the

Figure 3-3. Simplified AGC Circuit

3rd IF amplifier, unless the signal at the RF input of the receiver and in the early stages of the receiver is great enough to ensure a good signal-to-noise ratio even in the early stages. The operation of the threshold detector is the same as that of $Q2$, except with polarities reversed to allow for the inversion which occurs in U2B. The base of $\overline{Q5}$ is biased around -2.7 V so the IF gain control voltage must be more negative than -3.3 V for Q5 to conduct. When the ISB Detector and Audio module (A4A8) is installed and energized (ISB mode only), a similar AGC circuit in that module supplies a corresponding sample of its IF gain control voltage to Q4. This allows the RF gain control to respond to either the USB component, amplified by A4A7, or the LSB component, amplified by A4A8. This combined action is necessary to protect against This combined action is necessary to protect against possible overload of the 1st and 2nd IF's which are common to both USB and LSB. Q4 duplicates the operation of Q5. When the ISB module is not installed or not selected, Q4 does not conduct and may be ignored.

As stated in the description of the Input Converter, the gain control in the 1st IF amplifier is accomplished by varying the RF impedance of a diode that shunts the load circuit of one stage. The impedance of this diode is approximately inversely proportional to the dc current through it. Therefore, to obtain a 6 dB gain reduction requires a certain current, an additional 6 dB reduction requires doubling the current and another 6 dB reduction requires four times the original current and so on. To achieve the desired relationship between AM Detector output and RF gain reduction requires that the control diode current rise slowly at first, then more rapidly as the received signal strength increases further (exponentially). This current/ voltage relationship is obtained through a shaping network comprised of U2D, R27, R28, CR5, and R31. The actual current for the control diode is supplied by buffer U2A.

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

The relationship between signal strength and the voltage out of U1A make this voltage suitable for operation of the signal strength meter. In the Manual gain mode, this voltage is proportional to the RF input signal voltage. Its polarity is inverted by OP AMP U1C and it is applied through R49 and front panel switches A10A1S1B and S2C to the meter. This allows the receiver to act as a tuned voltmeter whose calibration depends on the setting of the RF GAIN control.

In the AGC modes, the voltage out of U1A increases approximately linearly with signal voltage up to the AGC threshold level of 3μ V (RF input). Above this level the U1A output is compressed by AGC action to be nearly proportional to the logarithm of the RF input voltage. By using a shaping network composed of R41, R50, R51, CR6, CR7, and CR8 to suitably compress the output of U1C at low signal levels, the signal strength meter is made to be approximately linear in dB over a greater than 100 dB range. Resistors R50 and R51 control the amount of compression and the exact fit of the meter scale with signal strength. If an accurate source of variable signal level is available, these fixed resistors may be replaced with variable ones which may be adjusted for best tracking of the meter. The variable resistors may then be removed, measured and replaced with fixed resistors of the same value.

3.2.12 TYPE 791599 FM/CW/SSB DETECTOR (A4A9)

For FM reception, this module contains a limiter and discriminator. Power for these circuits is supplied when the FM detection mode is selected. For CW or SSB reception, there is a product detector which has its power applied when the CW, USB, LSB, or ISB detection modes are selected. Also, when the product detector is energized, the BFO Synthesizer is enabled and its output is applied to the product detector. The schematic diagram for the following circuit discussion is Figure 6-11.

The IF output sample of approximately 10 mV from the 455 kHz amplifier of A4A7 is the input signal for this module. It is applied to both demodulators although only one is actuated at a time. When FM is selected, the control input at pin 41 is high $(+5 V)$ and Q2 and Q1 are turned on. This applies approximately +9 V to limiter U1. The input signal is amplified and clipped by cascaded stages within U1, so its output is free of any amplitude variations. The extent to which the amplitude variations are removed contributes to the AM rejection of the receiver when receiving FM. The output of the limiter drives the Foster-Seeley discriminator. Diodes CR1 and CR2 rectify the composite signals fed to them by C7 and T1. When the signal from the limiter is at exactly 455 kHz, T1 is tuned so that equal and opposite voltages are produced across load resistors R6 and R7, giving a net output of zero to buffer U3A. For inputs slightly off 455 kHZ, the voltages of R6 and R7 do not cancel causing a positive output for inputs above 455 kHz and a negative for those below 455 kHz. (Note that these polarities are reversed by U3C, so the output of the module will go negative when the signal frequency increases.) Proper adjustment of L1 will make the output voltage vary linearly with input frequency over ±8 kHz from 455 kHz. At the output of U3A, a low-pass filter, L3 and Cll, reduces higher frequency noise components which are present in the discriminator output.

When the CW mode or any of the sideband modes is selected, the control input on pin 43 is high (+5 V). This turns on Q4 and Q3, applying +9 V to balanced modulator U2. The BFO is also applied to U2 (approximately a 40 mV level). This allows U2 to act as the 4th mixer in the signal path as described in the Synthesizer Relationships section. Its action may be considered to down-convert IF signals to the audio frequency range. For sideband signals, proper tuning of the receiver places the center of the IF signal at the frequency corresponding to the carrier frequency of the received signal. This causes the audio components out of U2 to reconstruct those of the original signal transmitted. For CW signals, the BFO is offset from the signal either by use of the BFO offset control on the front panel or by shifting the tuned

frequency slightly. Either method will cause an audible tone at the audio output when a signal is present. When the narrowest IF bandwidth is used, however, the receiver tuning may only be offset a small amount without forcing the signal out of the passband, so the BFO offset must be used to produce a tone in the middle of the audio range where hearing is most acute.

The output of U2 goes through low-pass filter L2 and C17, which reject higher frequency noise components, to buffer U3B. OP AMP U3C acts as a summing amplifier for the outputs of the FM discriminator or product detector when either is present. It gives different amplifications to these two signals to bring them up to approximately equal levels. The audio output of this module goes to both the Audio Amplifier and the FM Audio terminal of TB2 on the rear of the receiver.

3.2.13 TYPE 7459 AUDIO AMPLIFIER (A4AI0)

The Audio Amplifier combines the audio outputs of the AM detector and *FM/CW* ISSB Detector and feeds them to the LINE AUDIO LEVEL control on the rear panel and the PHONE LEVEL control on the front panel. The signal returned from the wiper of the LINE AUDIO LEVEL potentiometer drives the line audio amplifier. The signal returned from the PHONE LEVEL control drives the auxiliary phone amplifier which feeds the PHONE AUDIO terminals on TBl. A rectifier which samples the output of the line audio amplifiers supplies dc to operate the front panel meter in the LINE AUDIO setting.

When the AM detection mode is selected, the control input to pin 47 is high (+5 V). The output of UIA is roughly $+14$ V, which reverse biases CR1. The gate of FET Q1 will then assume the same potential as its source and Ql will be on, acting as a closed switch for AM audio. Both demodulators of the *FM/CW ISSB* Detector will be off so the output of UID will be AM audio only. When any other detection mode is selected, the control input to pin 47 will be low $(0 \t{V})$ and the output of U1A will be approximately $-14 \t{V}$. This will tend to forward bias CR1 and will cause gate of Q1 to be similarly negative, cutting off all signal flow through $Q1$. The audio signal from the *FM/CW188B* Detector will appear at the output of UID.

The signal into line audio amplifier U2 is the output of UID attenuated by the LINE AUDIO LEVEL control, R1, on the rear panel. The two sections of U2 act as a push-pull bridge amplifier, driving output transformer T2 located on the inside of the rear panel. To permit maximum power output, the amplifier uses the full voltage of the positive power supply rectifier which will be approximately $+22$ V at normal line voltage. The power supply to U2 is separately filtered by the circuit of $Q2$, CR4, R28, and C20. A circuit within U2 provides a bias voltage at pin 1 which is equal to one-half the supply voltage. This is connected to the noninverting inputs of both amplifier sections of U2. Both amplifiers use unity feedback at dc, that is, the only dc path to the inverting inputs is from the outputs, so there is very little dc difference between their outputs at pins 2 and 13.

The input signal is applied to the non-inverting input of U2B, pin 9. Although pins 6 and 9 are at the same dc potential, pin 6 is bypassed so no ac signal appears there. The operation of amplifier U2B will be clear if pin 7, the inverting input of U2A, is considered to be at ac ground. With this assumption, U2B simply appears as a non-inverting amplifier with a closed-loop ac gain of 50. Its ac gain is determined by the ratio of feedback resistors R20 and R19. On the other hand, U2A may then be viewed as an inverting amplifier with an ac gain of nearly one. Its input is the full output of U2B and its gain is determined by R20 and R19 acting as input resistors and R21 as feedback resistor. As with inverting OP AMPs, extremely little signal voltage appears at the amplifier inverting input terminal, thus satisfying the assumption made to explain the behavior of U2B. The net gain of the combined amplifier is 100

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

and its outputs are balanced with respect to ground. Due to the high current U2 can pass, it is grounded separately from the other circuits on the Audio Amplifier module to prevent ground current coupling which might lead to instability and parasitic oscillations.

The output signal of U2A is rectified and filtered to indicate LINE AUDIO level on the front panel meter. The rectifier is a voltage doubler consisting of CR2, CR3, C12, and C13. It responds to peak-to-peak input voltage and is calibrated by resistors R22, R23, and R24 to indicate the RMS value of a sine-wave at the LINE AUDIO terminals of TB1 on the rear panel. Its calibration is therefore most accurate for sine-wave voltages.

The auxiliary phone amplifier U1B and U1C is a low power bridge amplifier and is therefore similar to U2. It operates from both $+15$ V and -15 V supplies and has its inputs biased at ground. Comparing its circuit with that of U2 it should be apparent that it also uses unity dc feedback and has a closed loop gain of 100 for ac signals. Its output current capability is much lower than U2, so it can only supply slightly over 100 mW compared to over 2 Watts from U2.

If it should be desired to control the Line Audio level from the front panel, it is possible with a simple modification to the IF Motherboard. If the lead from J1 pin 14 at the rear end of the IF Motherboard to XA10 pin 17 is disconnected, and XA10 pin 17 is connected to XA10 pin 19, the LINE AUDIO level will be controlled by the PHONE LEVEL control on the front panel. In some receivers this will require cutting the printed circuit track from J1 to XA10. If this must be done, use a sharp knife and some care to see that a small gap is made all the way through the copper track.

3.2.14 TYPE 791598 ISB DETECTOR/AUDIO OPTION (A4A8)

The schematic diagram for this circuit description is Figure 6-10. For ISB operation, two independent single sideband signals must be demodulated. Since they share the same carrier frequency, they may be processed together up to a certain point. In this receiver, ISB is handled as a single composite signal through the 3rd Mixer. At that point it is split, the USB component being filtered and passed through the main signal path, the LSB component filtered and separately amplified and demodulated by the ISB Detector and Audio module.

The ISB Detector and Audio module is therefore a combination of circuits from other modules previously discussed. There is a 455 kHz amplifier similar to part of A4A7, a product detector similar to that on A4A9, an AGC circuit like part of A4A6, and an ISB line audio amplifier similar to the auxiliary phone amplifier on A4A10. A sample of the AGC voltage developed in this module is sent to the main AGC module to produce a combined RF AGC. If this module is not installed in the receiver, operation in any mode except ISB will not be affected.

Common source FET amplifiers Q1 and Q2 have variable gain depending on their gate 2 voltage. This voltage is derived from the module's AGC section. Potentiometer R8 is used to set the maximum gain of the amplifier to give the same input level to balanced modulator U1 as is received by A4A9U2 at low signal levels. To adjust maximum gain, tune to an AM signal of about a 1μ V level and set R8 so that equal USB and LSB outputs appear at the front panel PHONES jack.

Balanced modulator U1 uses the BFO to act as a 4th Mixer and converts the LSB signal to audio. When the ISB mode is selected, +5 V is applied to pin 49 and U2A switches on, supplying power to U1. Its output is low-pass filtered and then amplified by U3A. The output

-~---- ------------------------

Figure 3-4. Frequency Synthesizers Functional Relationship

of U3A splits three ways. It leaves the module to go to the front panel which provides LSB phone audio in the ISB mode. It also feeds the ISB Line Audio amplifier through level control R36, and drives the AGC circuit.

The AGC is a simplified form of the one on A4A6. It always acts in the Slow AGC mode. Peak detector Q4 charges C19, which discharges through R52. Buffer U2D drives AGC threshold detector Q3. The output of Q3 is amplified by U3D to supply the IF AGC to amplifiers Q1 and Q2 via buffer U3C, and the sample to the RF AGC circuit on A4A6. When the ISB mode is selected, Q5 is turned off by the positive output from U2A. No meter outputs are supplied by this module.

The ISB Line Audio amplifier (U2B and U2C) is identical, except for component values, to the auxiliary phone amplifier on A4A10.

3.3 SYNTHESIZER SECTION

3.3.1 SYNTHESIZER RELATIONSHIPS

Figure 3-4 shows the relationship of the synthesizers to the receiver signal processing. Together, three synthesizers translate all RF input signals to 455 kHz. Other stages of the receiver then demodulate this 455 kHz IF. If the receiver operates in the CW or a sideband mode, a fourth synthesizer signal beats with the 455 kHz IF to produce an audio output. The tuning process involves the 1st and 2nd LO; the 3rd LO is fixed at 11.155 MHz and the BFO varies ±8.9 kHz from 455 kHz.

The 1st LO tunes from 42.91 MHz to 72.90 MHZ, in 10 kHz steps. This range corresponds to an RF input range of 00.00000 MHz to 29.99999 MHz. Each 10 kHz step of the 1st LO causes a different 10 kHz section of the RF spectrum to be converted to the center of the 1st IF range (42.90 MHz to 42.91 MHz) by taking the difference products from the 1st Mixer. A filter follows the 1st mixer which passes signals in this 10 kHz range, plus their sidebands which extend approximately 9 kHz beyond each end of this range, for a total bandwidth of 28 kHz.

The 2nd LO tunes from 32.21000 MHz to 32.20001 MHZ, in 10 Hz steps. This range allows conversion of any signal in the 1st IF range to the center frequency of the 2nd IF (10.7 MHz), by the 2nd Mixer. A 16 kHz bandpass filter follows the 2nd Mixer to set the receiver's maximum IF bandwidth. As the receiver is tuned upward, the 2nd LO tunes downward across its entire range, then returns to its starting frequency as the 1st LO steps up to its next increment. This interlocking sweep action allows any 10 Hz increment of the RF range to be converted to the center of the 10.7 MHz 2nd IF passband.

The 3rd LO provides an 11.15500 MHz signal to the 3rd Mixer. Signals centered on 10.7 MHz output from the 2nd Mixer mix with the signal from the 3rd LO to produce signals centered at 455 kHz. The output from the 3rd Mixer passes through another bandpass filter either to be demodulated by other stages in the receiver or mixed with the BFO output for CW or Sideband detection.

The BFO Synthesizer produces a signal ranging from 446.1 kHz to 463.9 kHz. This range centers about 455 kHz (±8.9 kHz) and beats with the 455 kHz signal from the 3rd Mixer to produce an audio output.

All four synthesizer circuits are synchronized by a common Time Base. Reference frequencies of 1 MHZ, 50 kHZ, 40 kHZ, 10 kHZ, and 1 kHz are supplied from a 2 MHz temperature compensated crystal oscillator (TCXO).

-----~--------~---

Table 3-3 provides an example of frequency translation from the RF input to the output of the 3rd Mixer. This translation begins with an RF input signal of 00.00000 MHz (column A) and ends with a signal centered at 455 kHz. Columns Band C are tabulated for input frequencies of 00.00500 and 00.01999 MHz, respectively. In column C, notice that the 1st LO has stepped up to its second increment (42.92 MHz) .

The 2nd Mixer translates the signals in the 1st IF range to the 2nd IF frequency of 10.7 MHz. The 9.99 kHz range of the 2nd LO works with the increment sizes of the 1st LO to provide a translation of all 1st IF signals to 10.7 MHz. The corresponding 2nd LO frequencies are shown in Table 3-3 along with the resultant 2nd IF of 10.7 MHz. To determine the 1st LO and 2nd LO frequencies corresponding to a received RF frequency, refer to the examples in Table 3-4.

The 3rd Mixer converts the 10.7 MHz 2nd IF to 455 kHz. A fixed 3rd LO frequency of 11.15500 MHz provides the necessary difference frequency for this conversion. The 3rd IF resultant is shown only in column B. Demodulation of the 3rd IF takes place either in the 4th Mixer (product detector) or in the AM or FM demodulation stages of the receiver.

In CW detection mode, the product detector combines the 455 kHz signal from the 3rd Mixer with the 455 ± 8.9 kHz variable BFO signal. The resultant signal is an audible tone for monitoring. For single sideband demodulation, the BFO signal is fixed at 455 kHz, and is mixed with the filtered 3rd IF sideband to produce an audio signal.

3.3.2 PHASE LOCK LOOPS

3.3.2.1 General

The phase lock loop is the method used in this receiver to provide accurate numerical control of the local oscillator frequencies. This technique allows the oscillators to be controlled by any appropriate source of BCD digital data, including remote control sources.

WJ-8718 HF RECEIVER

Table 3-4. 1st and 2nd LO Frequencies Versus Tuned Frequency

The basic phase lock loop is composed of four circuits: a phase detector, a low-pass filter (sometimes called a lead-lag filter, integrator, or loop filter), a voltage-controlled oscillator (VCO), and a frequency divider (counter). A basic phase lock loop configuration is shown in Figure 3-5. Depending on the application, the frequency divider circuit may be fixed (to divide by a certain number), or may be programmable to divide by any number in a specific range (20 to 29, for example). The frequency divider may consist of several counters cascaded together, to provide division by a large number. The operation of the basic phase lock loop requires a stable fixed frequency source, to be used as the reference frequency. This receiver contains a temperature-compensated crystal oscillator (TCXO) to provide the basic reference frequency, and may also be operated using an externally supplied 1 MHz reference signal. Both fixed and programmable loops are discussed in the following paragraphs.

Figure 3-5. Basic Phase Lock Loop Configuration

3.3.2.2 Basic Phase Lock Loop

The basic phase lock loop technique compares the frequency and phase of an incoming reference signal to the output of the voltage controlled oscillator (VCO). If the two signals differ in frequency and/or phase, an error voltage is generated by the phase detector/filter and applied to the VCO, causing it to correct in the direction required for decreasing the frequency/phase difference. The phase detector produces output pulses which are related to the frequency/phase difference. The filter circuit averages (integrates) these pulses into a proportional error correction voltage. This voltage is applied to control the capacitance of a varicap diode in the VCO circuit, and thus tune the VCO toward the correct frequency. The correction procedure continues until lock is achieved, after which the VCO will track the incoming reference signal.

Dividing a VCO output by two before applying it to the phase detector results in an error voltage that drives the VCO to twice the reference frequency. A divide-by-3 action results in an error voltage that drives the VCO to three times the reference frequency. Thus, the reference frequency is always multiplied by the divider ratio to give the VCO output frequency. From this, the following relationship can be given:

$Fvco = N (Fref)$

An example of the basic phase lock loop technique, using numbers, will provide an understanding of its actual operation. Referring to Figure 3-6, the desired frequency is obtained by programming the variable divider through selectable inputs. Assuming the VCO is locked at the desired frequency of 25 MHZ, this signal enters the input of the (in this case) divide-by-25 counter (divider). The counter emits a pUlse at its output each time 25 pUlses enter its input. Therefore, the 25 MHz input results in an output of 1 MHz. This 1 MHz signal is compared to the reference frequency of 1 MHZ, indicating a locked situation. If the divider's output had been less than 1 MHZ, the phase detector would have produced pulses to drive the VCO to a higher frequency. Similarly, if the divider's output had been greater than 1 MHz, the VCO would have been driven to a lower frequency. An important concept to be noted here is that the phase lock loop's output frequency is dependent upon the selectable inputs of the variable divider. .

Figure 3-6. Programmable Phase Lock Loop

WJ-8718 HF RECEIVER FIGURE 3-7

3.3.2.3 Phase Lock Loop Prescaling Technique

A variation of the basic phase lock loop, shown in Figure 3-7, is utilized in the 1st and 2nd LO Synthesizers. The divider portion consists of a two modulus prescaler and two programmable counters. The two-modulus (divider) prescaler accepts the output from the VCO and divides it by one of two numbers (P or P+1). The prescaler in the 1st LO is a divide-by-50/51 counter and the 2nd LO prescaler is a divide-by-100/101 counter. The swallow counter controls the number of times the prescaler divides by $P+1$. The programmable counter counts the number of pulses from the prescaler. Totally, these three components provide for coarse (N) and fine (A) tuning of the VCO.

Figure 3-7. Two-Modulus Prescaling in the Phase Lock Loop

In operation, the prescaler divides by $P+1$, A times. For every $P+1$ pulse from the prescaler, both the swallow counter and programmable counter are decremented by 1. The prescaler divides by P+1 until the swallow counter reaches its zero state. At this point, the modulus of the prescaler changes to P and the swallow counter is disabled. The prescaler then divides by P until the remaining count in the programmable counter (N-A) decrements to zero. At this time the output of the programmable counter emits a pUlse while the swallow and programmable counters are reset. The cycle then repeats.

An example of the two-modulus prescaling technique is given in Figure 3-8. For illustration, a VCO output of 153 MHz is desired. Selected into the programmable counter are the two most significant digits, 1 and 5. Selected into the swallow counter is the least significant digit, 3. Under lock conditions, the divider has an input of 153 MHz and an output of 1 MHz.

To produce a 1 MHz signal from a 153 MHz signal requires a divide ratio of 153. The table in Figure 3-8 shows a count sequence with 153 input pulses resulting in one output pulse. Similarly, a 153 MHz input results in a 1 MHz output. The programmable counter emits a pUlse every time it counts 15 pUlses. With the swallow counter set to three the prescaler divides-by-11 three times and then switches to the divide-by-10 state. At this point, the programmable counter needs 12 input pulses before emitting an output pUlse. The prescaler then divides-by-10 twelve times to finish the count sequence. With 3 counts of 11 $(3x11=33)$, and 12 counts of 10 $(12x10=120)$, one output pulse emits from the programmable counter every 153 input pulses (33+120=153).

The two phase lock loop types described are used throughout the WJ-8718 synthesizer section. The 1st LO and part of the 2nd LO utilize the prescaler configuration while the 3rd LO and another part of the 2nd LO use a fixed divide-by-N ratio. The BFO uses the basic phase lock loop configuration, utilizing the divide-by-N technique (Fvco=N Fref). Common to all the synthesizers in this receiver is the phase detector used. It will be described in detail below.

Figure 3-8. Prescaler Dividing Technique

3.3.2.4 Phase Detector

The phase detector used in all of the synthesizers is actually a phase and frequency detector. The integrated circuit also includes a charge pump and an amplifier. Each of these three sections will be discussed below. Table 3-5 provides some information about the phase detectors in these synthesizers. Refer to the 1st and 3rd LO schematic diagram, Figure 6-16, for illustration of typical phase detector operation.

WJ-8718 HF RECEIVER

The phase detector normally receives a fixed reference frequency at one input (R) and a variable frequency at the input (V) from the divider section. The output responds only to transitions from the two inputs and has four output states as shown in Figure 3-9. If the frequency and phase match exactly, outputs U and D remain high. If the variable input leads in phase with respect to the reference input, U remains high and D goes low. If the variable input lags in phase with respect to the reference input, D remains high and U goes low. When inputs V and R are separated by a frequency difference, the output at pins U or D varies high and low at a rate proportional to the difference frequency of the two inputs.

Figure 3-9. Phase Detector Timing Diagram

Under lock conditions, when the input of both V and R are identical in phase and frequency, the output pulses from U and D will be extremely narrow and appear on an oscilloscope as spikes. For a large difference between the two input frequencies, as when a new LO frequency is established, the outputs respond as described above with wide pulses appearing on the proper outputs.

The charge pump accepts both outputs from the phase detector and translates the voltage levels before they are applied to the loop filter. The input to pin 11 appears as an inverted output at pin 10. The input to pin 4 appears as an output at pin 5. There will be a pUlsed waveform entering either pin 4 or pin 11 at any given time. The charge pump delivers voltage commands from 2.25 V on positive swings to 0.75 V on negative swings, with a mean value of 1.5 V. The charge pump outputs are applied to a low-pass active filter.

The active filter normally uses the amplifier contained in the phase detector IC plus external resistors and capacitors. In some cases an external transistor will also be used, or an external OP AMP. This filter has a direct influence on loop bandwidth, capture range, and transient response. Its output is the VCO tuning voltage, which is applied to control the capacitance of a varicap tuning diode in the VCO tank circuit, thereby controlling the VCO frequency.

3.3.3 TYPE 791600 TIME BASE CIRCUITS (A5A1A2)

The Time Base circuits are part of the Type 791600 board, A5A1A2. The Time Base circuits have two sources of reference from which to choose. A functional description is given along with the functional block diagram shown in Figure 3-10. Reference designations are included in the diagram and correlate with the Time Base portion of the 1st and 3rd LO/Time Base Schematic, Figures 6-15 and 6-16.

3.3.3.1 Functional Description

The Time Base shown in Figure 3-10 can be controlled internally with a 2 MHz temperature compensated crystal oscillator (TCXO) and divide-by-2 frequency divider, or with a 1 MHz external source. This 1 MHz reference is divided down to 50 kHZ, 40 kHZ, 10 kHZ, and 1 kHz. Buffer amplifiers Q6 and Q7 are used for isolation purposes. Synthesizers that need certain reference frequencies are listed below each frequency in the diagram. Refer to the schematic diagram in Figure 6-15. S2 in Figure 3-10 represents the function of U23.

3.3.3.2 Circuit Description

An internal source of reference is provided by a 2 MHz TCXO, while an external source of reference must be a 1 MHz signal of approximately 50 mV. Tri-state buffers accomplish the switching of internal and external reference sources. A truth table of the tristate buffers used is given in Figure 3-11. Getting information from input A to output Y depends upon the state of input C. Information passes from input A to output Y when the state of input C is low. Similarly, information is inhibited from the output when the state of input C is high.

When operating with an external source of reference, the external select (EXT SEL) line is grounded and the internal select (INT SEL) is pulled high by R84, and the externally supplied 1 MHz reference is seen at module pin A17, EXT/INT STD. The internal 1 MHz reference is inhibited when it reaches tri-state buffer U23B. Therefore, the only source for the 1 MHz signal to transformer T1 is the external one. T1 and C23 resonate at 1 MHz while the voltage divider of R34 and R35 shifts the 1 MHz signal to a 2.5 Vdc level. This signal enters U16 which converts the sine wave to TTL levels. The output of U16 passes through tri-state buffer U23A and on to the rest of the Time Base circuits.

Operation with the internal source grounds the internal select (INT SEL) line and allows the external select line to be pulled up by R85. Tri-state buffer U23 allows the 2 MHz signal that is divided to 1 MHz to be passed on to the rest of the circuitry. The 1 MHz

WJ-8718 HF RECEIVER

reference splits to two parts of the circuit. In one direction, the reference signal passes through U23C and out the EXT/INT STD connection. The signal does continue to pass through U16 but is inhibited at U23A. In the other direction, the reference signal passes to pin 3 of U23A (EXT) or pin 11 of U23B (INT), and on to the rest of the time base circuitry.

Figure 3-10. Time Base Circuits Functional Block Diagram

SN74125

C

 $A \longrightarrow$

TRUTH TABLE

Figure 3-11. Tri-State Buffers

For either source of reference, a 1 MHz TTL signal is present at the input of Q6 and U15B. This signal is divided by 25, through U15B and U17, to become a 40 kHz reference for the 1st LO. The 1 MHz signal also passes through an isolation amplifier Q6 to board pin A9 to be used as a reference for the 2nd LO. The 1 MHz signal also passes through another isolation amplifier, Q7, to be divided down to three more reference frequencies.

U18A and U19A form a divide-by-4 network whose input is 1 MHz and whose output is 250 kHz. This 250 kHz divides down to 50 kHz through divider U19B and is sent to U21B, the digital mixer of the 3rd LO. The output of U19B also enters U18B, whose output is a 10 kHz signal. This signal leaves the board to be used as a reference for the 2nd LO, and is divided to 5 kHz by U21A to act as a reference for the 3rd LO circuit. The 10 kHz signal also passes through a divide-by-10 network, consisting of U20A and U20B, for an output reference signal of 1 kHz.

3.3.4 TYPE 791600 3RD LO SYNTHESIZER (A5A1A2)

The 3rd LO is part of the 1st and 3rd LO/Time Base board, Type 791600. The 3rd LO has an input of two reference frequencies from the Time Base and a fixed output frequency of 11.155 MHz. The 3rd LO utilizes a basic phase lock loop configuration and a digital mixing technique. A functional description along with a circuit description is provided below.

3.3.4.1 Functional Description

Figure 3-12 shows a functional block diagram of the 3rd LO. Included in the diagram are reference designations that correspond to the 3rd LO schematic. The 3rd LO is part of the 1st and 3rd LO/Time Base schematic diagram, Figures 6-15 and 6-16.

Figure 3-12. 3rd LO Functional Block Diagram

The VCXO (voltage-controlled crystal oscillator) for this synthesizer is formed by
17, and their associated components. The oscillator is crystal-controlled to Q8, Y1, CR7, and their associated components. 11.155 MHz, and will be driven into proper phase relationship by the dc tuning voltage applied to CR7. The oscillator signal is buffered by emitter-follower Q9 and is split into two signal paths. One path is to board pin A55, the 3rd LO output. The other path is to flip-flop U21B. The flip-flop acts as a digital mixer, producing an output frequency equal to the difference between the VCO frequency (11.155 MHz) and the frequency that is the nearest integral multiple

of the clock frequency (223 x 50 kHz = 11.15 MHz). The difference equals 5 kHz. This signal is applied to phase detector U22 along with a 5 kHz reference derived from the Time Base circuit by U21A. The error pUlses are integrated into a control voltage for the VCO.

3.3.4.2 Circuit Description

The 3rd LO output, found at pin A55 of the 1st and 3rd LO Synthesizer board (A5A1A2), is roughly a 100 mV rms sine wave. This signal also couples to Q10, through C37, where it is amplified to levels applicable for the digital mixer. The 3rd LO signal is compared to a 50 kHz reference at pin 11 of U21B, to produce a 5 kHz output, when the 3rd LO is locked. This 5 kHz signal from the mixer is compared to a 5 kHz signal from the time base, via divideby-2 U21A, in the phase detector, U22A. The charge pump U22B converts the differences in phase and/or frequency into positive and negative going dc levels. These levels pass through filter U22C and bias varactor diode CR7. The 11.155 MHz crystal oscillator is then driven in the direction to achieve lock. The 3rd LO frequency then passes through buffer amplifier $Q9$ and TTL driver Q10 to complete the loop.

Although the VCO incorporates a 11.155 MHz crystal, Y1, a phase lock loop is still needed. The purpose of the phase lock loop is to vary the oscillator frequency for the purpose of phase-locking it with the Time Base. With the phase lock loop disconnected, the crystal oscillator can produce a usable output frequency for the 3rd LO but would not be exactly the correct frequency to mix with the 10.7 MHz output of the 2nd Mixer.

3.3.5 TYPE 791576 BFO SYNTHESIZER (A5A3)

3.3.5.1 Functional Description

The BFO Synthesizer produces a 455 kHz $\pm 8.9 \text{ kHz}$ signal. The BFO therefore tunes from 446.1 to 463.9 kHz, in 100 Hz steps. This synthesizer utilizes the basic phase lock loop configuration shown in Figure 3-5. The actual phase lock loop operates at a frequency range of 10 times the BFO output to allow for the use of a 1 kHz reference frequency.

A functional block diagram of the BFO Synthesizer is shown in Figure 3-13. Some reference designations are included in the diagram and correlate with the BFO schematic diagram, Figure 6-18. The functional block diagram does not include all external connections and should only be used with this discussion.

The VCO produces a frequency that is distributed to the BFO output connection (via divide-by-10 counter U10) and to the programmable counter clock inputs. The presettable inputs, in conjunction with the end of cycle detector, create a divide-by-N counter. The end of cycle detector produces pulses which are compared to a 1 kHz reference frequency in the phase detector. The resultant output is pulses that characterize the difference in frequency and phase of the two input frequencies. The loop filter takes the output pulses from the phase detector and integrates them into a varying de voltage. This varying voltage drives the VCO in the proper direction to establish the desired frequency.

3.3.5.2 Circuit Description

The circuit description of the BFO Synthesizer is presented in a sequential manner to facilitate understanding. The BFO phase lock loop will be discussed in the following order: programmable divider, phase detector, charge pump, loop filter, and VCO. Integrated circuit data is supplied where needed. The BFO Synthesizer schematic diagram is shown in Figure 6-18.

Figure 3-13. BFO Functional Block Diagram

Refer to Figure 3-13 to aid in the description of the counters used in the programmable divider. Ul, U2, U3, and U4 are BCD synchronous up/down counters. These counters may be programmed, through inputs D, C, B and A, for any initial state, 0 through 9. The ripple clock output and count enable input permit cascading. The ripple clock output, normally high, produces a low level pulse when the counter is at 9 when counting up, and at 0 when counting down. A high at the enable input inhibits counting while a low level input enables counting. The direction of count is determined by the level of the up/down (U/D) input. When low, the counter counts up, and when high, it counts down. The preset function is controlled by the state of the load inputs. When a logic low is applied to the load input, the BCD number at the preset inputs (D, C, B and A) is loaded into the counter, and counting will begin from that number.

The programmable divider must produce an output of 1 kHz for any input signal in the range of 4.461 to 4.639 MHz. Therefore, the divide ratio of the programmable counter must be from 4461 (4.461 MHz \div 1 kHz) to 4639 (4.639 MHz \div 1 kHz). Because counters U1 through U4 are cascaded (by connecting the ripple clock of one to the enable of another) and have a maximum count of 10000 (10x10x10x10), additional circuitry is needed to reduce the divide ratio.

To reduce the maximum count, an end-of-cycle detector circuit is used to terminate the count sequence. The end-of-cycle detector, consisting of USA, USB, U6A, U6B, U6C, U7 A, and U7B terminates the counting of U4, U3, U2, and Ul at 5450. When this number is detected, a pulse is sent to the phase detector (U9) and the counters are reset.

Now that a terminal count has been established, an explanation of the presettable inputs follows. The preset of U4 is always set (hard wired) to 0000. U3 has two preset inputs which depend on the direction of counting. These inputs to U3 connect to the plus or minus (\pm) thumbwheel switch for variable BFO selection. Selecting a negative (-) BFO frequency enters a 1001 into U3 and the counters count up. Selecting a positive (+) BFO frequency enters a 0000 into U3 and the counters count down. U2 has nine possible preset input states from BCD 0000 to 1000. U1 has ten possible preset states from 0000 to 1001. These possible preset states are determined by the setting of the BFO switch. Selecting a zero BFO offset (±0.0 kHz) grounds all preset inputs of U1 and U2, loading both counters with 0000. Also, selecting a "0" from the "+, 0, -" thumbwheel grounds all thumbwheel preset inputs causing a zero BFO offset. In all sideband modes, the BFO offset line is grounded, in turn grounding the presets of U1 and U2 and loading them with 0000. Refer to the BFO Switch Truth Table, Table 3-11, for further Refer to the BFO Switch Truth Table, Table 3-11, for further clarification of the BFO Switch operation.

Knowing the possible input values of the divider and the end-of-cycle detection number, an example will help explain the count sequence (refer to Figure 6-18). Assume that counters U4, U3, U2, and U1 are all loaded with 0000. This corresponds to a BFO frequency of 455 kHz, a VCO frequency of 4.55 MHz, and a BFO thumbwheel setting of 0.0 kHz. A "+"
thumbwheel setting initiates down counting. Therefore, counting from 0000 down to 5450 Therefore, counting from 0000 down to 5450 results in a divide ratio of 4550. (Note that the next count down from 0000 is 9999). With a divide ratio of 4550, the counters will reach a terminal count 1000 times a second with an input frequency of 4.55 MHz.

Notice that setting the thumbwheel switches to -0.0 kHz indicates the same VCO frequency, 4.55 MHZ, but initiates "up" counting. A negative "-" setting enters a 1001 (BCD 9) in U3, making the count start from 0900. With an input of 0900 counting up to 5450 results in the same divide ratio of 4550.

Assume a BFO frequency of 460.4 kHz is needed. This corresponds to a thumb-
ion of +5.4 kHz, and a VCO frequency of 4.604 MHz. From the thumbwheel wheel selection of $+5.4$ kHz, and a VCO frequency of 4.604 MHz. selection, a "+" presets U3 with a 0000, a "5" presets U2 with a 0101, and a "4" presets U1 with a 0100. Therefore, counting from 0054 down to 5450 results in a divide ratio of 4604. With a divide ratio of 4604, the counters will reach terminal count 1000 times a second with an input frequency of 4.604 MHz.

U8A and U8B have two purposes: to send a pulse to the LOAD input of the counters for presetting and to extend the width of the end of cycle detector's pulse.

The phase detector, U9A, receives a fixed 1 kHz frequency at its reference input, pin 1, and a signal from the divider at its variable input, pin 3. These two signals produce an output that characterizes their differences in frequency and phase. The charge pump, U9B receives this pUlsed waveform from the phase detector outputs and translates them to fixed positive and negative-going amplitude levels (centered about 1.5 V).

These levels are filtered and integrated by the loop filter, Q4 and U9C, providing the tuning voltage for the VCO. A more complete description of the phase detector can be found in paragraph 3.3.2.4.

Buffer Q4 provides a high-input impedance for the preceeding stage. Positive and negative going pUlses at the gate are developed across the source output and applied to inverting amplifier U9C. The output of U9C is coupled back to the gate of Q4, through R3 and C1, providing the integrating action. Potentiometer R1 establishes zero gate to source voltage (Vgs) to Q4.

Emitter-coupled oscillator Q1 with its external tank circuit comprises the VCO. Varactor diode CR1 receives a control voltage from the active filter and adjusts the tank circuit's frequency of oscillation to establish lock. The VCO operates from 4.461 to 4.639 MHz. Resistors R8, R9, and R10 form the dc bias network, and feedback capacitor C7 sustains oscillation along with tuned circuit C8 and L1. $R11$ and C9 form a low-pass filter for +15 V isolation, and the VCO's output is coupled to the next stage by C10.

Q2 and its surrounding components form a tuned amplifier for the incoming VCO output frequency. This VCO sine-wave frequency is then coupled to a sine-wave to TTL converter, Q3. From here, the digital signal returns as the clock input of the programmable divider, and is divided by 10 in U10 and provided as the BFO output signal.

3.3.6 TYPE 791601 2ND LO SYNTHESIZER (A5A2)

3.3.6.1 Functional Description

The 2nd LO tunes from 32.20001 to 32.21000 MHz in 10 Hz steps. This synthesizer utilizes three phase lock loops to produce the 2nd LO output. The functional block diagram of the 2nd LO is shown in Figure 3-14.

Figure 3-14. 2nd LO Functional Block Diagram

The phase lock loop in the upper left section of the diagram has a reference input of 1 MHz from the Time Base and a fixed output of 32 MHz. The bottom phase lock loop is programmable and produces an output from 200 to 210 MHz. This output routes through a divide-by-1000 stage, resulting in a programmable output from 200 to 210 kHz. The third phase lock loop depends on the other two phase lock loops to produce the 2nd LO output.

An explanation of the 2nd LO output loop will clarify the overall operation of this synthesizer. The 2nd LO output routes to mixer U4, where it is mixed with the fixed-frequency phase lock loop output of 32 MHz. This mixer produces the difference of its two input frequencies, resulting in an output within the 200 to 210 kHz range. This output is amplified and level translated for TTL compatibility. Mixer output and divide-by-1000 output signals are compared in frequency and phase by U6A, whose output characterizes the difference between

its two inputs. Filter U6B integrates the phase detector output into a varying dc voltage which drives the VCO to establish the desired frequency. The VCO output is sent through a buffer amplifier whose output is the 2nd LO.

3.3.6.2 Circuit Description

The circuit description for the 2nd LO follows the same organization as the functional description. The 2nd LO will be discussed in the following order: 32 MHz phase lock loop, programmable phase lock loop, and 2nd LO output loop. The schematic diagram for the 2nd LO is shown in Figure $6-17$.

The 32 MHz phase lock loop utilizes the basic phase lock loop configuration shown in Figure 3-5. The VCO output (from oscillator Q5) is applied to buffer amplifier Ql. The collector output of Ql routes through a divide-by-2 counter, U3A, and a divide-by-16 counter, U2, dividing the 32 MHz output down to 1 MHz. This signal and the 1 MHz reference from the time base are compared in phase detector U1A, and filtered in U1B (these circuits are described in paragraph 3.3.2.4). The dc voltage from U1B varies the capacitance of varactor diode CR3. Q5's oscillation frequency depends on the tuned circuit incorporating CR3. Q1 is a buffer amplifier which has two outputs isolated from each other. C9 and L9 passes the 32 MHz emitter signal to the mixer while rejecting any harmonics of 32 MHz or any 1 MHz signals from the input of U4. The collector output is returned to the counter to close the loop.

The programmable phase lock loop incorporates a two-modulus prescaler, swallow counter, divider, phase detector, filter, and VCO. The output of this loop, from Q7, feeds into U15 and U16. U14 and U15 form a prescaler whose divide ratios are 100 and 101. Figure 3-15 illustrates the prescaler operation. Individually, U15 is a divide-by-l0 or 11 counter and U14 is a divide-by-l0 counter. Cascading the two counters results in divide ratios of 100 and 101. This needs additional modifications. U15 divides by 11 when both E5 and E4 are at a low state. This occurs only during the swallow counting sequence when E4 is held low by U11C. U15 divides by 10 for 90 input pulses from the VCO. Because of this, nine input pulses enter U14 at pin 2. At this point U14's ripple clock output, pin 15, goes low for one input pulse. This enables U15 to divide by 11 once. Therefore, dividing by 10 nine times (9x10) and dividing by 11 once $(1x11)$ results in a divide ratio of 101 (90+11). This division of 101 occurs until the swallow counter (U7 and U8) reaches terminal count. From this point, E4 of U15 remains high until the divider reaches terminal count, thus dividing by 10. U11B and U11C detect the state of the swallow counter while U11D detects the terminal count of the divider.

The swallow counter is comprised of U7 (a decade counter) and U8 (a binary counter). U11A, B, and C form the swallow counter terminal count detector. The counter can be loaded with any number between 00 and 99, inclusive. During a load pulse U7 and U8 are loaded, and the output of the NAND latch formed by U11B and U11C is reset. This low signal is sent to the prescaler control input of U15, causing it to divide by 101. When U8 reaches state 1010, sensed by U11A, the NAND latch will be set causing the prescaler to divide by 100. As soon as U8 is clocked to state 1010, U7 will be in 0000 state because up counting is used. Since detection occurs when U7 is 0 and U8 is 10, the terminal count for the swallow counter is 100.

The main programmable counter consists of binary counters U9 and Ul0. U11D is used as the detector. U9 can be loaded with any value between 0 and 9, and Ul0 is always loaded with 2. Since binary counters are used, the 2 loaded in the second digit is not worth 20 (2x10), but is worth 32 (2x16). UllD senses a high level on the QA output of U9 and the minimum/maximum output of Ul0. The first time this occurs while up counting is when Ul0 and U9 are in states 15 and 1, respectively. Again the 15 in the second digit is worth 240

(15x16), so the terminal count is $240 + 1 = 241$. Each count of the programmable counter is equal to 100 counts of the overall divide chain so the actual terminal count for the programmable counter is 241 x 100 = 24100.

Figure 3-15. 2nd LO Prescaler Timing Diagram

Combining the terminal counts of both counters will yield the overall terminal count. The terminal count for the swallow counter was 100 and for the programmable counter was 24100 . The terminal count for the whole chain is $100 + 24100 = 24200$. The was 24100. Therefore, the terminal count for the whole chain is $100 + 24100 = 24200$. programmable counter is always loaded with 32 plus the input to U9 so the overall chain is loaded with 3200 (32x100) plus the inputs to the three stages.

Suppose 000 is loaded into the 2nd LO. The input to the counters is $3200 + 000 =$ 3200. The terminal count is 24200 , so the divide ratio is $24200 - 3200 = 21000$. Suppose 999 is loaded. The input is $3200 + 999 = 4199$. The divide ratio is $24200 - 4199 = 20001$. Suppose 500 is loaded. The input is $3200 + 500 = 3700$. The divide ratio is $24200 - 3700 = 20500$.

Assuming lock is achieved, a 10 kHz signal should be seen at the output of $U11D$. This signal is compared to a 10 kHz reference frequency from the Time Base, in phase detector U12A, and filtered in U12B (these circuits are described in paragraph 3.3.2.4). The dc voltage from U12B varies the capacitance of varactor CR5 which varies the frequency of oscillator Q7. This signal, ranging from 200.01 MHz to 210.00 MHz, feeds the prescaler and routes to a divideby-1000 circuit. U16, U17, and U19 each are divide-by-10 counters. When cascaded, the circuit provides a division ratio of 1000 $(10x10x10)$. The input to U6A is a signal ranging from 200.01 kHz to 210.00 kHz.

The 2nd LO output loop produces the 2nd LO frequency range of 32.20001 to 32.2100 MHz in 10 Hz steps. This range of frequencies and the 32 MHz signal from Q1 mix in U4, resulting in a difference frequency range from 200.01 kHz to 210.00 kHz.

Differential amplifier U5 accepts the push-pull output from U4 and amplifies the signal approximately 10 times into a single-ended output. Q2 translates the output level of U5 to TTL levels for the input to U6A. This signal and the phase locked frequency from the programmable divider are compared in phase detector U6A, producing dc voltages that are filtered by U6B (these circuits are described in paragraph 3.3.2.4). U6B's output varies the capacitance of varactor diode CR4 and tunes oscillator Q6. This output enters a buffer amplifier, Q3, where the signal is output to mixer U4, and is coupled through impedance matching voltage divider C22, C23, to become the 2nd LO output.

3.3.7 TYPE 791600 1ST LO SYNTHESIZER (A5A1A2)

The 1st LO Frequency Synthesizer circuits are part of the 1st and 3rd LO/Time Base circuit board. The 1st LO utilizes a phase lock loop configuration with the prescaling technique previously described in paragraph 3.3.2.3. The output of the 1st LO tunes in 10 kHz steps from 42.91 MHz to 72.90 MHz. This tuning range mixes with the 0.0 to 29.99 MHz receiver tuning range to produce a 1st IF signal in the range of 42.90 to 42.91 MHz. A block diagram of the 1st LO is shown in Figure 3-16.

3.3.7.1 Functional Description

The programmable divider, phase detector, and lead-lag filter of the 1st LO Synthesizer are contained on the main circuit board (Type 791600); the VCO and tuning voltage control circuits (Type 791629) are mounted separately, but together with the main circuit board, they form a combined assembly. The phase detector $(U5)$, charge pump $(U6C)$, and leadlag filter (U7) of the 1st LO will be discussed lightly since a detailed description of these circuits can be found in paragraph 3.3.2.4 of the phase lock loop section. Refer to Figure 3-16 for the following discussion.

Figure 3-16. 1st LO Functional Block Diagram

A two-modulus prescaler (described in paragraph 3.3.2.3) is used at the input to the divide-by-N counter to divide down the frequency from the VCO so that it can be handled by conventional low-power Schottky counters. If the 1st LO is locked on the correct frequency, the output of the programmable counter will be 40 kHz. This 40 kHz is compared to the 40 kHz reference frequency from the Time Base in phase detector U5. The difference in frequency and phase of these two input signals produces a series of pulses which the charge pump converts to positive or negative going voltages. These voltages are integrated by lead-lag filter U7 to

provide the tuning voltage for the VCO. The Notch Filter and Tuning Voltage ground reference circuits isolate the VCO tuning voltage from any ripple from the 40 kHz reference frequency. An octal band-switching code, generated by octal encoder U13 from the divider section, switches the VCO to one of eight tuning ranges spaced 16 MHz apart.

The VCO has two inputs and two outputs. The inputs to the VCO are a tuning voltage and a band-switching code. Together they supply the VCO with the necessary
information for tuning to the correct frequency. The actual VCO generates frequencies information for tuning to the correct frequency. between 171.64 MHz and 291.60 MHz. This range is sent to the programmable divider of the phase lock loop. The other output of the VCO is applied to a frequency divider. Since the 1st LO frequency range is from 42.91 MHz to 72.90 MHz, the VCO frequency range must be divided by 4. For this same reason, the eight tuning ranges of the VCO (from the band switching code) are spaced 16 MHz apart within the VCO and 4 MHz apart (16 MHz \div 4) for the 1st LO output. In summary, the VCO frequency is four times that of the 1st LO output frequency.

The programmable divider has an input range from 171.64 MHz to 291.60 MHz, in 40 kHz steps, and must divide each of these frequencies down to exactly 40 kHz. This condition calls for the programmable divider to have a divide ratio from 4291 (171.64 \div 40 kHz) to 7290 $(291.60 \text{ MHz} \div 40 \text{ kHz}).$

From the conditions above, the counters within the programmable divider, U8, U9, U10 and Ul1, must have a divide range from 4291 to 7290. The inputs of the counters are always preset from the BCD equivalents of the four most significant digits of the tuned frequency. This range is from 0000 to 2999. One other condition exists at the input to the counters; Ull is wired to automatically add 8 to its preset. Therefore, the VCO presets have a range from 8000 to 10999. The external logic circuits connected to the counters stop the counters from counting when they reach the terminal count number 3709. Since the counters are wired to count down, the overall divide range needed from the counters is obtained; the divide range is from 4291 (8000-3709) to 7290 (10999-3709).

3.3.7.2 Circuit Description

3.3.7.2.1 Counting Cycle

Although the counters have the correct divide range needed to divide the input frequency down to 40 kHz, the VCO output frequency is too high for the counters to operate properly. Therefore, a high-speed, two-modulus prescaler is used to divide the input frequency to a range that can be handled by the counters.

The prescaler used in the 1st LO divides either by 50 or 51. In order for the counters to divide correctly, they must divide in increments of 50 or 51 also. When the prescaler divides by either 50 or 51, only one pUlse is sent to the counters. Therefore, the counters must interpret this pulse as representing either 50 input pulses or 51 input pulses.

The counter section shown in Figure 3-16 is divided into two parts: a programmable counter and a swallow counter. The programmable counter consists of U11, U10, and part of U9, and the swallow counter consists of U8 and part of U9. Both counters receive the same clock pulse from the prescaler output. By having the swallow counter control the prescaler, the represented count will decrement by 51 when the programmable counter and the swallow counter are counting. When the swallow counter reaches terminal count, the prescaler will begin to divide by 50 and the swallow counter will be disabled for the remainder of the cycle.

Figure 3-17 shows graphically a typical 1st LO counting cycle. The prescaler divides by 51 until the swallow counter reaches terminal count. When the outputs of the swallow counter reach this state, they cause the zero detector's E_0 output state to become high. This causes the prescaler to divide by 50 until the end of the count cycle. Since the program mble counter is separately clocked, it continues to count down until its terminal count is detected by the early decode circuit. When this occurs, the $\overline{F_0}$ output of the early decode goes high after the next clock pulse from the prescaler. This is the output pulse supplied to the phase detector. When the output from the early decode circuit again goes low, it resets the counters to the preset number on their inputs. It also causes the reset enable circuit to reset the zero detector circuit causing its output to go low so the prescaler can divide by 51 during the next count cycle.

Refer to the schematic diagram of the 1st LO, Figure 6-16, to aid in understanding the circuit descriptions presented below.

Figure 3-17. 1st LO Counting Cycle

3.3.7.2.2 Prescaler, *V1* and *V2A*

The prescaler input frequency ranges from 171.64 MHz to 291.60 MHz. The prescaler divides this by 50 or 51, depending on the states of the E inputs of VI. Figure 3-18 illustrates the prescaler's operation. $U1$ is a divide-by-10/11 counter and $U2A$ is a divide-by-5 counter. The prescaler divides by 51 when E4 is low and when E5 pulses low once for every five pUlses from *V2A.* E5 is low for only one count out of five so the complete count cycle of *V1* and U2A takes 51 counts $(4 \times 10 + 1 \times 11)$. This count eyele continues until the swallow counter reaches terminal count. E4 then goes high and *V1* divides by 10 only, giving *V1* and U2A a complete count cycle of 50.

3.3.7.2.3 Digital Code Converter U4

U4 is a programmable ROM (Read Only Memory) that serves as a decoder or code converter. It behaves as a look-up table to translate a BCD input, which has bit values of 2^3 , 2^2 , 2^1 , 2^0 , to a new code with bit values of 5^1 , 2^2 , 2^1 , 2^0 . Table 3-6 illustrates all possible inputs and outputs of U4.

BCD INPUTS TO U4				OUTPUTS FROM U4			
2^3	2°	Ω	2^0				2^{0}
		B	A				

Table 3-6. Code Converter U4, Truth Table

CIRCUIT DESCRIPTION WJ-87l8 HF RECEIVER

U4 serves as part of the programmable counter and part of the swallow counter. Output Y_4 presets the divide-by-2 counter, which is part of the programmable counter. Outputs Y_1 , Y_2 , and Y_3 preset the divide-by-5 counter which is part of the swallow counter. The function of U4 in each counter section will be discussed below.

3.3.7.2.4 Programmable Counter U9, U10, U11

The programmable counter is formed by U11, U10, and part of U9. U11 and U10 count down and U9 counts up. U10 is a divide-by-10 counter (BCD). Ull is a divide-by-10 counter (BCD). With the D input of Ull tied high (to Vcc 3), the counter is always preset with at least 8 (1000). The divide-by-2 counter within bi-quinary counter U9 is part of the programmable counter, using preset input A and output QA.

Ull, U10, and U9 are cascaded with a clock input entering U9 at pin S (CLK1). U9 cascades to U10 and clocks UIO on its the 0 to 1 transition. U10 cascades to Ull. The programmable counter counts from its preset values on Ull, U10, and U9 down to a detection number of 370 (0011, 0111, 0000). A carry condition is the only exception to this count sequence and will be discussed later.

3.3.7.2.5 Swallow Counter US and U9

The 1st LO swallow counter is formed by decade counter US and the divide-by-5 part of bi-quinary counter U9. Cascaded, they form a divide-by-50 counter which controls the divide mode of prescaler UI. The counting mode of the swallow counter is unusual, in that US counts down and clocks U9, which counts up. Refer to Table 3-7. The terminal count for the swallow counter occurs at 09. At this point the Z inputs of control device U3 must all be low. However, the $\overline{Z_0}$ input is controlled by U12B, which enables detection of the terminal count. The Q output of U12B is set high at the beginning of each count CYCle, and will not go low until the most significant swallow counter digit, from U9, steps from 1 to 2. This clocks U12B, validates the terminal count, and the prescaler mode will be changed when the counter reaches 09. Therefore, for preset values between 29 and 40, the counter cycles past the first 09 count to the 10 to 29 transition, then terminates at 09.

3.3.7.2.6 Carry Condition U12A and U6B

A carry condition occurs in the programmable counter when the preset to the swallow counter falls into the range of 29 to 00. Refer to Table 3-7. If the preset to the swallow counter is 00, the first count will cause the transition to 19. When this occurs, the U9 output Q_B will go high, while Q_C remains low. The logic of U24B and U24A produces a logic high to clock U12A. The Q output of U12A is preset high at the beginning of each cycle, but if the 00 to 19 transition occurs, it is clocked low. This applies a logic low to NAND gate U6B, and effectively shifts the actual terminal count of the programmable counter from 370 to 371. (The actual number detected is 3S0 or 3S1, for reasons explained later, in 3.3.7.2.7.)

3.3.7.2.7 Count Sequence

Table 3-S illustrates the count-down sequence of the 1st LO divider for two example RF input frequencies. In the first example, the receiver is tuned to 00.00XXX MHz and the 1st LO counter presets are loaded with the value 8000, as explained in 3.3.7.1. The two most significant preset digits (8 and 0) are loaded directly into Ull and U10. The least significant digit (0) is loaded directly into U8. The 0 applied to code converter U4 results in a 0 preset to both sections of U9, as explained in 3.3.7.2.3. The swallow counter (US, U9B) and the programmable counter (U9A, U10 and U11) are both decremented by 1 prescaler output pulse

WJ-S71S HF RECEIVER

for each 51 prescaler input pulses. When the swallow counter reaches its terminal count (at 09) the prescaler divide mode changes to $\div 50$. Since the swallow counter was preset with 00, a carry condition exists and the terminal count for the programmable counter is 371, as explained in 3.3.7.2.6. When the programmable counter reaches terminal count, the cumulative number of pUlses into the prescaler equals 4291. Since the loop reference frequency is 40 kHZ, the VCO frequency is 4291×40 kHz, or 171.64 MHz. The VCO output to the mixer is divided by 4, resulting in an actual LO output of 42.91 MHz. This is the LO frequency corresponding to a tuned RF of OO.OOXXX MHz.

The second example in Table 3-S shows the receiver tuned to 29.99XXX MHz and the 1st LO counter presets loaded with the value 10999. The two most significant preset digits (10 and 9) are loaded directly into Ull and UI0. The least significant digit (9) is loaded directly into US. The 9 applied to code converter U4 results in a value of 1 applied to U9A, and a value of 1 applied to U9B, as explained in 3.3.7.2.3. Since the swallow counter preset is 19, no carry

condition exists and the terminal count for the programmable counter is 370. When terminal count is reached, the cumulative number of pulses into the prescaler equals 7290. With a loop reference of 40 kHz, the VCO frequency is 291.6 MHz, and the actual LO output (291.6 MHz \div 4) equals 72.90 MHz. This corresponds to a tuned RF of 29.99XXX MHz.

WJ-8718 HF RECEIVER FIGURE 3-19

3.3.7.2.8 Divider Section Terminal Count

The terminal counts of both the swallow counter and the programmable counter are detected by the terminal count control IC, U3. The prescaler mode is controlled by the swallow counter logic outputs applied to the Z inputs of U3, as described in 3.3.7.2.5. The terminal count of the programmable (main) counter is obtained when the correct logic levels are applied to the P and B inputs of U3. As previously stated, the actual terminal count occurs at 370 (or 371, with the carry condition). However, because of the relatively high counting speed, the counters require about two clock pulses to reset at the end of each counting cycle. Therefore, the divider makes use of a two-pulse "early decode" circuit contained in U3. Refer to Figure 3-19.

When the terminal count logic conditions are satisfied (at the P and B inputs) U3 counts one clock pulse, then drops the $\overline{F_0}$ output line low. This resets the flip-flops and presets (loads) the counters. At the end of the second clock pulse, the $\overline{F_0}$ output goes high, starting the count cycle and clocking the VCO phase detector, U5. Therefore, the number detected by U3 is 380 (or 381, in the carry condition) but the actual terminal count is 370 (or 371), because two more prescaler output pulses occur before the $\overline{F_0}$ output goes high.

Figure 3-19. Two-Pulse Early Decode, Count Termination

3.3.7.3 VCO Band Select Code

The VCO Band Select circuits are shown in the middle of the 1st and 3rd LO Synthesizer schematic diagram, Figure 6-14. The purpose of U13, Q2, Q3, and Q4 is to translate the 1st LO frequency range into eight different bands for the VCO. The band select code causes different combinations of inductance to be placed across the VCO tuning circuitry, thereby changing the VCO frequency range.

Octal encoder U13 accepts BCD inputs from the two most significant digits of the 1st LO frequency word and translates them into a binary coded word on Y_2 , Y_3 , and Y_4 . The transistors connected to these outputs supply negative true-code outputs. For example, when Y_2 is low, -12 V appears at the base and emitter of Q2 turning the transistor off. This causes the collector to be off and +15 V to appear at output E1. When Y_2 is high, Zener diode CR8 conducts causing Q2 to turn on, resulting in a -12 V potential at output E1. The relationship of the band select code to the LO frequency word is detailed in Table 3-9.

Table 3-9. Band Select Coding

3.3.8 TYPE 791629 VOLTAGE CONTROLLED OSCILLATOR (A5A1A1)

3.3.8.1 Functional Description

Figure 3-20 is the functional block diagram for the Voltage Controlled Oscillator. The VCO is an integral part of the 1st LO Synthesizer loop, whose inputs are a tuning voltage and a band select code, and whose output is the 1st LO frequency. The VCO operates at a frequency four times the desired 1st LO frequency. The band select code and the tuning voltage combine to tune the oscillator from 171.64 MHz to 291.60 MHz in 40 kHz steps. The oscillator output is amplified by Q2 and split between the buffer amplifier and the Divide-by-4 Assembly. Buffer amplifier Q3 provides the synthesizer with a sample of the oscillator signal. The sample is processed and, if required, a correction is made to the tuning voltage. The amplified oscillator frequency is divided by 4 (by U1) since the oscillator frequency is actually four times the desired 1st LO frequency. Amplifier $Q7$ supplies a high-level signal for the 1st Mixer. A further explanation of the VCO follows.

Figure 3-20. VCO Functional Block Diagram

3.3.8.2 Circuit Description

Refer to Figure 6-14 for the schematic diagram of this circuit. This description follows the same organization as the functional description given in the preceding paragraph.

Applying a negative-true-code voltage to the BAND SELECT inputs tunes the oscillator to one of eight different frequency bands. When the BAND SELECT inputs are all positive, CRI through CR3 are off, and L2 through L4 are effectively out of the circuit. This allows the inductance of T1 to be maximum. When any or all of the BAND SELECT inputs are negative, the corresponding diode will conduct and the inductance of T1 will be reduced by the shunting effect of the inductor (L2, L3, or L4). Varactor diode CR4 fine tunes the oscillator in response to the tuning voltage input. Common-emitter amplifier Q2 keeps load changes at the input of power divider R9 and RIO from being reflected back to the output of oscillator Ql. T2 matches the output of the amplifier to the input of the power divider. The signal is coupled to buffer amplifier Q3, which drives the prescaler of the synthesizer. R9 and C15 couple the signal from Q2 to the input of the divide-by-4 circuit UI. MECL divider U1 divides the signal frequency by four and amplifier $Q5$ isolates its output from load changes. Voltage Regulator $Q4$ provides U1 and Q5 isolates with a -7.0 V power input from the -12 V power supply input to the assembly. Amplifiers Q5 and Q7 provide the relatively high currents needed to drive the input of the first mixer.

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

3.3.9 TYPE 791630 1ST AND 3RD LO SYNTHESIZER/TIME BASE (A5A1)

This assembly is located in the right-hand side of the receiver and connects the 1st and 3rd LO/Time Base circuit board to the 1st LO VCo circuit board. The connections include three lines for the VCO band select code, two lines for the VCO tuning voltage, and one line connecting the VCO output to the 1st LO divider section. Also on this board is a -12 Vdc regulator that supplies voltage to both the 1st LO Synthesizer and the 1st LO VCO.

The schematic diagram corresponding to this circuit board is shown in Figure 6-13. The tuning voltage connects to the VCO through a 40 kHz trap (C1, C3, L1, L2, and L3) and a low-pass filter (C4, C6, C8, R4, and 14). CR1, CR2, and CR3 provide a 1.8 V potential on the tuning voltage reference line. A -15 Vdc potential from the 1st LO circuit board enters pin 3 of the voltage regulator VR1 and is regulated to a -12 Vdc output on pin 2. The -12 Vdc is supplied to the VCO, to power its circuits, and to the 1st LO Synthesizer to power lead-lag filter U7 and the band switching circuit.

3.4 DIGITAL CONTROL SECTION

The Digital Control section is composed of the following circuits:

Manual Tuning Up/Down Counter Front Panel Interconnect Manual Tuning Module (optional) Frequency Display BFO Switch Upper Panel Control Lower Panel Control

Figure 3-21 shows the relationship of these circuits to each other. An explanation of each circuit operation follows. The synthesizers are covered in 3.3.

3.4.1 TYPE 791575-2 MANUAL TUNING UP/DOWN COUNTER (A6A1)

The Manual Tuning Up/Down Counter contains the RF frequency data. This information is sent to the 1st and 2nd LO Synthesizers, and is encoded for multiplexing to the display board. The frequency data can be changed in two ways: from the Manual Tuning Module via front panel control, or from the Remote Input Jack by an external controller. A block diagram of the Up/Down Counter is shown in Figure 3-22. The functions of the Up/Down Counters and the multiplexer are presented below followed by an overall circuit description.

3.4.1.1 Integrated Circuit Data

The 14510 is a presettable up/down decade counter and is shown in Figure 3-23. Pin 15 is the clock input. The counter will increment for each rising edge of the clock when the up/down input (pin 10) is high; when pin 10 is low, the counter will decrement. If the parallel enable input (pin 1) is high, clocking is inhibited and the information on the P inputs are transferred to the corresponding Q outputs. Cascading of counters is accomplished by tying the carry input (pin 5) of one counter to the carry output (pin 2) of the preceding counter and by connecting the control inputs (clock, up/down, parallel enable) in parallel. If the carry input is high, the counter is inhibited from clocking. The carry output, normally high, goes low during a carry condition. Carry conditions occur when the counter is in a 0 state during down counting or when the counter is in a 9 state during up counting. Therefore, any stage in a counter chain will clock only when all preceding stages are in a carry condition.

WJ-8718 HF RECEIVER FIGURE 3-21

Figure 3-21. Digital Section Functional Block Diagram

Figure 3-23. Up/Down Counter Integrated Circuit Data

The 14512 is an eight-input data selector and is shown in Figure 3-23. Control inputs A, B, and C select which of the data inputs, X_0 to X_7 , is gated to output Z. The data input selected is determined by the binary equivalent of the control inputs. When activated, the disable line will force a low on the Z output and the inhibit input will cause it to go to the high impedance state. Inhibit and disable inputs are not used in this application.

3.4.1.2 Circuit Description

The schematic diagram for this circuit is shown in Figure 6-19. The Up/Down Counter is comprised of U2 through U11. U2 through U7 are MC14510's cascaded to form a sixdigit presettable up/down decade counter. U1F, U8C, U9, U10, and Ul1 form the last stage of the counter. U9 is a dual JK flip-flop. U1F, U8C, U18B, U10B, and U10D form the logic to control the states of U9. During an up count, U9 will clock from 0 to 2 and then back to 0 again. Down counting will produce states in the opposite direction. Ul1, U10C, and U10A form the logic to preset U9. With the remote frequency load line low, the outputs of Ul1 will all be low, having no effect on U9. If the load line is high, U9A will reset if the 2^0 of 10^7 input is high and clear if it is low; U9B will reset if $2¹$ of $10⁷$ is high and clear if it is low. U8A, U8B, and U8D are used to gate the carry outputs of the first three stages to be used for the tuning
resolution select. The tuning resolution switches provide a short to the step select switch The tuning resolution switches provide a short to the step select switch output (normally low) for the activated switch and an open circuit for the switches not chosen. Resistors R5 to R8 are pull-up resistors to provide a high level on the open circuited lines. If the $10¹$ switch is selected, counter U2 will be enabled. Since the other lines will all be high, all AND gates will be enabled. The resultant is a normal seven decade counter. If the 10^2 step select is chosen, AND gate U8D will be disabled. U2 will be inhibited since its carry input will be high. Since the carry input of U3 is now always low, it will clock for each pulse received on its clock input. U8B and U8A will still be enabled allowing for normal carry operation. The counter now behaves as though counter $U2$ is no longer in the circuit. If the $10³$ select is chosen, both U2 and U3 are disabled; if the $10⁴$ is chosen, U2, U3, and U4 are disabled.

The clock and direction signals are from the Manual Tuning Module. When up counting is desired, the clock line lags the direction line by 90° ; when down counting is desired, it leads by 90° . U1A and U1E are Schmitt triggers to buffer the input signals. Since both clock and direction lines are inverted, the relative sense between the two signals is maintained. During up counting, the rising edge of the clock will always occur when the direction line is high, causing the counter to increment. In down counting, the rising edge will always occur when the direction line is low, decrementing the counter.

The P inputs of the counters are connected to the Remote Input Jack, J1. When the remote frequency load line is pulsed high, the levels on the P lines will be transferred to the outputs of the counter. If the load line returns low the counter will resume clocking from the new data. The Remote Input Jack also contains lines from the IF bandwidth select circuitry. This allows remote control/monitor of the IF BW.

The RF frequency information is sent to the 1st and 2nd LO Synthesizers via the I/O and Synthesizer Motherboards. It is also sent to multiplexers U12 to U15. U12 receives the $2⁰$ bit of each digit, U13 receives the $2¹$ bit, U19 received the $2²$ bit, and U15 receives the $2³$ bit. The control inputs out U12 to U15 are all tied in parallel and feed to a binary counter U16. This counter is continuously clocked from an oscillator formed by U1C, U1B, C2, and R14. The frequency of oscillation is approximately 2.3 kHz. The outputs of U16 are also sent to J2 for decoding on the display board. The outputs of U12 to U15 are buffered by U17.

Operation of the data selector is as follows: when the counter U16 has all zeros on its outputs, the A, B, and C inputs of U12 to U15 will be low. This will gate all X_0 inputs to their respective Z outputs. The information sent to the display board via J2 will be:

If
$$
Q_2 Q_1 Q_0 = 000
$$
, then:

 $2^3 2^2 2^1 2^0 = 10^1$ Digit

When the oscillator clocks U16 again, the outputs will become 001. This will cause the X_1 input of each multiplexer to appear at its respective Z output. As the counter U16 clocks, all X inputs will be sent to the Z output in the code shown in Table 3-10.

This information can now be decoded on the display board. The display board determines which digit is present on the 2^3 , 2^2 , 2^1 , and 2^0 lines by decoding the \mathbb{Q}_2 , \mathbb{Q}_1 , and Q_0 inputs.

During power down, the RF frequency is remembered by powering the Up/Down Counter from BTl (2.5 V). Diode CR1 is used to charge the Nicad battery when power is on and to isolate the battery from the rest of the receiver when power is down. It is a hot carrier diode, dropping only about 0.4 V when forward biased. When power is on, V_{DD} is at 5 V, forward biasing the diode and charging the battery through R9. If power fails, V_{DD} drops to 0 V and diode CR1 becomes reverse biased, allowing battery current to flow only to the chips connected to V_{DD2}.

The purpose of Q1 and its circuitry is to inhibit all counters when power down occurs. Without it, the counters could clock when power was again applied to the encoder assembly, because the clock input could go from a low (during power down) to a high (during power up).

Transistor Q1 controls the step select switch ground. When power is on, the 10 V across voltage divider Rll and R12 will turn Q1 on, which will place a low on the step select common. If the 10 V line drops below 7 V, the base of Q1 will drop below 0.7 V, and the transistor will turn off placing a high on the step select common through resistor RIO. This high will prevent any of the step select lines from going low. The step select button chosen will short to a high level now, not a low, and the unchosen switches will still be pulled high by resistors R5 through R8.

3.4.2 TYPE 791828 FRONT PANEL INTERCONNECT (A6A2)

The purpose of this module is to translate information from the manually controlled front panel into control information for the receiver. The front panel information

entering this module controls detection mode, gain mode, meter mode, and IF bandwidth, in addition to headphone and RF gain levels. This information is then decoded, for use primarily in the IF stages of the receiver. Two output lines from the Front Panel Interconnect, however, control the BFO. The schematic diagram for this module is contained in the main chassis schematic diagram, Figure 6-20.

This circuit description will explain the operation of each manually controlled input to this module and how it decodes and sends the information to the IF and BFO circuits. The Front Panel Interconnect board incorporates an integrated circuit, Ul, which will be discussed below.

As can be seen from the schematic diagram, most of the lines from the front panel are simply passed through to the rest of the receiver. For these lines, this module serves as a patch panel. For the IF bandwidth lines and certain detection mode lines, diode logic is performed by CRl-3 and CR5-l0 to control the combinations of IF filters, as described in paragraph 3.2.1.

The truth table for analog multiplexer Ul is shown in Figure 3-24. This IC performs as three digitally controlled SPDT switches. When control input A is logic low, terminals X and X_0 are internally connected. When A is logic high, X and X_1 are connected. Similarly, input B controls Y, Y₀, and Y₁ and input C controls Z, Z₀, and Z₁. This circuit performs most of the logic functions associated with the front panel pushbuttons for detection mode (on A10A1) and IF bandwidth (on A10A2). Refer to Figure 6-23 for the following mode (on $A10A1$) and IF bandwidth (on $A10A2$). descriptions. Notice that both A10Al and A10A2 have their own set of "E" terminals to A10P1, using some of the same numbers.

Figure 3-24. Front Panel Interconnect Integrated Circuit Data

CIRCUIT DESCRIPTION WJ-8718 HF RECEIVER

When CW mode is selected, the detection mode switch connects E4 to E12, and E5 to E6. This places +5 V on the CW select line to IF Motherboard A4. Input B of U1 is controlled by the remote bandwidth control line entering at XA2 pin 11. Since this line is logic low in local mode, U1 input B is normally low, and Y is connected to Y . Therefore, when E5 is connected to E6, the $+5$ V at U1 input A causes the $+5$ V line at X to be connected through X1, Y , and Y, to E19 and the IF bandwidth switch common line, enabling these switches. Therefore, any bandwidth may be selected in CW mode. If "0" is selected on the "+, 0 ,-" BFO switch, the switch common (ground) places a low on U1 input C, Z and Z are connected, Q1 is turned off, and the resulting low voltage at $XA2$ pin 58 causes the BFO preset lines to be pulled low, producing a fixed 455 kHz BFO frequency. (Refer to 3.3.5 for a description of the BFO presets.) If $"$ +" or $"$ -" is selected, the ground is removed and U1 input C is pulled high by R7, Q1 is turned on and power is applied to the BFO preset pull-up resistors, entering whatever frequency code is present at the BFO Switch. Therefore, the BFO may be either fixed or variable in the CW mode.

When AM mode is selected, the detection mode switch connects E4 to E16, and E5 and E14 to E6. This places $+5$ V on the AM select line (to A4) and allows $+5$ V on the bandwidth switch common line, enabling these switches. This also places +5 V on XA2 pin 60, which inhibits BFO operation.

When FM mode is selected, the detection mode switch connects E4 to E15, and E5 and E14 to E6. This places +5 V on the FM select line (to A4), enables the bandwidth switches and inhibits the BFO, as preViously described.

When USB mode is selected, the detection mode switch connects E4 to E8 and grounds E5 and E14. This places +5 V on the USB select line (to A4) and places a low at U1 input A. This disables the IF bandwidth switches and turns off $Q1$, fixing the BFO at 455 kHz, as previously described.

When LSB mode is selected, the detection mode switch connects E4 to E7 and grounds E5 and E14. This places $+5$ V on the LSB select line, disables the IF bandwidth switches and fixes the BFO at 455 kHz.

When ISB mode is selected, the detection mode switch connects E4 to Ell, E9 to E10, and opens the normal connection between E10 and E13. Connecting E4 to Ell places +5 V on the ISB select line to A4. In all other modes, the combined audio line is supplied to both audio amplifiers on A10A2, via E9 and E3. In ISB mode, the combined audio line to A10A2E9 is replaced by the ISB/LSB audio line, via the E9-E10 connection. Therefore, the USB audio is supplied to A10A2 headphone amplifier U1A via the combined audio line, and the LSB audio is supplied to amplifier U1B.

3.4.3 TYPE 791874-1 MANUAL TUNING MODULE (A7)

The Manual Tuning Module controls the direction and rate of change of the tuned frequency. This module connects to the Manual Tuning Up/Down Counter (A6A1) and is mounted behind the receiver's front panel. The Manual Tuning Module consists of two parts: the encoder assembly and the Tuning Resolution switches. The schematic diagram of this module can be found in Figure 6-21.

3.4.4 TYPE 791589 TUNING RESOLUTION (A7AI)

The Tuning Resolution switches select the desired tuning step to be used. The tuning steps are; 10 Hz, 100 Hz, 1 kHz, and 10 kHz. Switching is accomplished by connecting

WJ-8718 HF RECEIVER FIGURE 3-25

the desired tuning step to the step select switch line (+5 V) of the Manual Tuning Up/Down Counter board (A6A1). The schematic diagram for this circuit is shown in Figure 6-21.

When the 10 Hz button is depressed, E2 (10 Hz step line) connects to E16 $(+5 V)$ and all digits are available for tuning. When the 100 Hz button is depressed, E10 (the 100 Hz step line) connects to E16 (+5 V). The 10 Hz digit is locked to the frequency indicated when the 100 Hz button was engaged, while all other digits are available for tuning. When the 1 kHz button is depressed, E12 connects to E16, thus the five most significant digits of the readout can be varied by the tuning knob. The two least significant digits will be locked to the frequency indicated when this button is engaged. When the 10 kHz button is selected, E8 connects to E16 and only the four most-significant digits of the readout can be varied by the tuning knob. The 1 kHz, 100 Hz, and 10 Hz digits will be locked to the frequency indicated when the 10 kHz button is engaged.

When the tuning disable button is engaged, the receiver locks to the frequency currently being displayed, any other tuning button will be released, and manual tuning is disabled. In receivers with the MCM-2 remote control option, depressing the tuning button enables remote control operation.

3.4.5 ENCODER ASSEMBLY (A7U1)

This assembly converts tuning knob rotation to digital pulses for the Manual Tuning Up/Down Counter. When the tuning knob is turned, each of the two output lines from the encoder will swing repeatedly between approximately +5 V and 0 V. If the knob is rotated at constant speed, these two outputs will appear as trains of square waves. Due to the internal mechanics of the encoder, the transitions of these two-wave trains will be staggered in time with respect to each other. When the knob is rotated clockwise to increase tuned frequency, the square wave on the direction line will appear to lead that on the clock line as in Figure 3-25. The action of the up/down counter depends on the level of its up/down input at the instant its clock line goes high. The level of the up/down input at any other time has no effect. Therefore, clockwise rotation causes the counter to count up and the tuned frequency to increase.

Figure 3-25. Encoder Assembly Timing Diagram

CIRCUIT DESCRIPTION WJ-S71S HF RECEIVER

If the tuning knob is rotated counterclockwise, the sequence of outputs is reversed; the direction square wave lags the clock square wave. In this case the direction line will be low when the clock line swings high causing the counter to count down, thus reducing the tuned frequency.

The two outputs of the encoder go through approximately 120 cycles per revolution of its input shaft. This causes a tuning step for roughly each $3₀$ of knob rotation.

The encoder assembly uses infrared optics to accomplish its internal functions. It is not considered a repairable assembly.

3.4.6 TYPE 79157S FREQUENCY DISPLAY (AS)

The Frequency Display accepts the multiplexed information from the Manual Tuning Up/Down Counter via connector J2 and displays it on seven LED's on the front panel. The schematic diagram for this circuit is shown in Figure 6-20.

Ul to U7 are the seven segment common-cathode LED displays. All segments of each display are connected in parallel to the corresponding outputs of US, a BCD to sevensegment decoder/driver. US accepts a BCD word on its A, B, C and D inputs, converts it to a seven-segment equivalent, and places the information on its a to g outputs. The outputs are internally current limited to provide about 50 mA so that external resistors are not needed. To turn a particular digit on, its common cathode input must be logic low. This selection is provided by U9, a binary to octal decoder. It accepts the QO to Q2 data on its A, B, and C inputs and places a high on the Q output with the equivalent binary value. UI0 is an eightsection buffer inverter, capable of providing up to 500 mA of sink current.

Operation of the circuit is described below. The Up/Down Counter places digit dispiay information into the A, B, and C inputs of U9. BCD information enters the A, B, C and D lines of US. In US, this information is decoded into a seven-segment number and sent to all the LED's. U9 enables only one display at a time as commanded by its input information. Since the rate of change is 2 kHz, each digit is refreshed every 4 msec (2 kHz/S). This flicker rate is undetectable by the human eye.

Transistor Ql is used for the intensity control. It is connected as a pass transistor from the unregulated 10 V to the supply voltage of US. As the supply voltage of US is increased the current delivered to the LEDs will increase, giving more intensity. Rl, R2, and R4 are a voltage divider which bounds the emitter voltage of Ql between about 4.5 V and 7 V.

The decimal point, CRl, is always on, receiving its current from Ql through resistor R3.

3.4.7 TYPE 7915SS BFO SWITCH (A9)

The BFO Switch schematic diagram can be found in Figure 6-21. Three thumbwheel switches provide a BFO variation of ± 8.9 kHz from 455 kHz. The $+$, 0, $-$, thumbwheel provides the direction of offset, the second thumbwheel varies in range from 0 to S, and the third thumbwheel varies in range from 0 to 9. A '0' setting of the direction thumbwheel causes the BFO to return automatically to 455 kHz (regardless of the other thumbwheel settings). The truth table for these switches is given in Table 3-11.

Table 3-11. BFO Switch Truth Tables

X denotes shorted to common

o denotes open

3.4.8 TYPE 791684 FRONT PANEL CONTROL (AI0)

The Front Panel Control consists of the Upper and Lower Panel Control boards joined by a 40-pin ribbon connector. This connector is attached to the Front Panel Interconnect (A6A2) and controls the manual selection of detection mode, gain mode, meter mode, IF bandwidth, RF gain, and headphone levels. Signals for the phone outputs also connect to the lower panel control through the Front Panel Interconnect. The functions of the IF bandwidth and detection mode switches are described in paragraph 3.4.2.

3.4.9 TYPE 791583 UPPER PANEL CONTROL (AI0Al)

The Upper Panel Control allows selection of detection mode, gain mode, and meter mode. Each gang of switches mechanically operates to allow only one pushbutton to be depressed at any time. All control lines connect to the Front Panel Interconnect card. The schematic diagram for this circuit is shown in Figure 6-20.

3.4.10 TYPE 791826 LOWER PANEL CONTROL (AI0A2)

The Lower Panel Control allows selection of IF bandwidth and variation of RF gain and phone level potentiometers. The schematic diagram for this circuit is Figure 6-20. This card also contains the amplifiers to drive the headphone outputs. The amplifiers operate independently. They receive the same signal in all detection modes except ISB. In this mode, amplifier UIA receives the upper sideband information while UIB receives the lower sideband information. No damage will be done to the amplifiers when using mono headphones; however, LSB in the ISB mode will not be monitored.

3.5 POWER SUPPLY SECTION

Refer to the main chassis schematic diagram, Figure 6-22. The Power Supply section is shown in the left-hand side of the schematic. The receiver may be operated

from either 110 Vac ±15% or 220 Vac ±15%. This voltage feeds to Filter Assembly FL1 which contains fuse F1, input voltage selection, and initial filtering. The receiver power switch, Sl, is connected in series with one side of the ac line. The output of the voltage-select pc wafer connects through the Power Distribution board to transformer Tl. This transformer has a dual primary and center-tapped secondaries, with 34 Vac across pins 9 to 11 and 16 Vac across pins 6 to 8. Both potentials enter Power Distribution board Al.

3.5.1 TYPE 76240 POWER DISTRIBUTION (A1)

The Power Distribution board receives 34 Vac and 16 Vac for inputs, and rectifies these voltages for various circuits and regulators in the receiver. The 34 Vac enters this board and is full-wave rectified by A1CR1, CR2, CR3, and CR4. The voltage is then filtered by A1C1 and A1C2 and sent to regulators U1 and U2. The 16 Vac is rectified by CR1 and CR2, which are located on the back of the chassis, and returned to the Distribution board to be filtered by A1C3 and A1C4 to become a $+10$ V unregulated supply.

3.5.2 POWER SUPPLY REGULATORS

U1 and U2 are located on the back of the chassis and provide regulated +15 Vdc and -15 Vdc, respectively. These two voltages are supplied to most of the circuits in the receiver. The unregulated 10 Vdc, with its unregulated ground, connects to U3, a $+5$ Vdc regulator. U3 supplies +5 Vdc to the BFO and 2nd LO Synthesizers, the Up/Down Counter board, and the Front Panel Interconnect card. The unregulated 10 Vdc also connects to A5U1 and A5U2, which are +5 Vdc regulators for the 1st and 3rd LO Synthesizers. The regulators all have internal protection from thermal and current overload. U1 and U2, on the rear panel, will automatically shut down when current exceeds 1 amp. Similarly, U3 on the rear panel will shut down when current exceeds 3 amps.

SECTION IV

MAINTENANCE

4.1 GENERAL

This section provides detailed procedures to perform operative and corrective maintenance on the WJ-8718 HF Receiver. The maintenance areas covered by the given procedures include: cleaning, lubrication, inspection for damage or wear, overall receiver performance, modular and component level troubleshooting, and modular adjustment and/or alignment. Performance tests and troubleshooting procedures are sufficient to allow fault isolation to the component level. Optimum receiver performance can be effectively maintained by conducting the given procedures on a routine basis. A recommended Periodic Maintenance Schedule is shown in Table 4-1.

Table 4-1. Periodic Maintenance Schedule

4.2 CLEANING AND LUBRICATION

4.2.1 CLEANING

Cleaning should be performed to remove accumulated dust, grease, and other contamination, and to ensure trouble-free operation.

CAUTION

Avoid the use of chemical cleaning agents containing benzene, toluene, zylene, acetone, or similar solvents. These chemicals may damage the plastics used in this receiver.

1. Exterior - Dust the cabinet off with a soft cloth. Dust the front panel controls with a small soft-bristled paint brush. Dirt clinging to the cabinet may be removed with a clean, lint-free cloth dampened with a mild detergent and water solution. Avoid using abrasive cleaners. They will scratch the front panel.

2. Interior - Dust in the interior of the unit should be removed before it builds up enough to cause arcing and short circuits during periods of high humidity. Dust is best removed by dry, low-pressure air. Dirt clinging to surfaces may be removed with a soft-bristled paint brush or a clean, lint-free cloth dampened with a mild detergent and water solution. Use a cotton-tipped applicator for cleaning in narrow spaces and on the circuit boards.

3. Switch Contacts - When maintenance is necessary due to accumulated dirt and dust on the contacts, observe the following precautions: Clean the switch contacts with isopropyl alcohol or a mild detergent solution. Avoid cleaning solutions containing benzene, acetone, or similar solvents.

4.2.2 LUBRICATION

The optical encoder assembly shaft requires periodic lubrication to prevent excessive wear. The other rotating assemblies in the receiver are sealed and do not require lubrication. To lubricate the encoder assembly shaft, perform the following steps:

CAUTION

Excessive lubrication of the encoder shaft may destroy the optical characteristics of the encoder wheel.

- 1. Place the receiver in a vertical position and remove the encoder knob.
- 2. Apply one (1) drop of SAE 5W-20W oil to the encoder shaft at the retaining ring.
- 3. Reassemble the encoder assembly knob and rotate the knob several times to distribute the lubricant.

WJ-8718 HF RECEIVER **MAINTENANCE**

4.3 INSPECTION FOR DAMAGE OR WEAR

Many potential or existing faults can be detected by making a visual inspection of the unit. For this reason, a complete visual inspection should be made on a routine basis and whenever the receiver is inoperative. At a minimum, the following items should be visually inspected.

- 1. Inspect the equipment covers and front panel for condition of finish and panel markings.
- 2. Inspect for dents, punctures, or warped areas.
- 3. Inspect quarter-turn fasteners and receptacles.
- 4. Inspect the external surfaces for loose or missing screws or washers.
- 5. Inspect the receptacles for conditions of pins, contacts, and mountings.
- 6. Inspect the internal components for signs of deterioration, discoloration, or charring. Check for melted insulation and damaged, cracked, or broken components.
- 7. Inspect the printed circuit boards for damaged tracks, loose connections, corrosion, or other signs of deterioration.
- 8. Inspect the PC connectors, interface connectors, and chassis wiring for excessive wear, looseness, misalignment, corrosion, or other signs of deterioration.

4.4 TEST EQUIPMENT REQUIRED

The test equipment listed in Table 4-2 or their equivalents are required to perform the given maintenance procedures. All the equipment, however, is not used for anyone procedure.

4.5 CORRECTIVE MAINTENANCE INFORMATION

4.5.1 GENERAL

Corrective Maintenance procedures include the testing, troubleshooting, repair and alignment information necessary to return a defective receiver to a serviceable condition. Information is contained in this paragraph to:

- 1. Troubleshoot the receiver to a replaceable PC board.
- 2. Replace identified faulty PC boards.

Individual PC board testing and repair procedures are contained in paragraph 4.7. Receiver alignment procedures are contained in paragraph 4.8.

A receiver will require corrective maintenance action for one of the following

reasons:

- 1. Failure to pass any initial inspection testing.
- 2. Failure to meet the minimum performance standards in Table 4-3 as a result of Performance Testing (paragraph 4.6) under a preventive maintenance schedule.
- 3. Operator-observed malfunctions during normal operation of the receiver.

Table 4-2. Test Equipment Required

4.5.2 PROCEDURE GUIDELINES

To troubleshoot a defective receiver, refer to the Corrective Maintenance Flowchart, Figure 4-1, and proceed as follows:

- 1. If fault symptoms are known, refer to the Operationally Based Fault Symptoms at the beginning of the flowchart. This will direct the technician to those specific procedures required to localize the fault.
- 2. If fault symptoms are unknown, begin at START and proceed horizontally through the flowchart. Perform the indicated Performance Tests until a fault (NO) is encountered.
- 3. Localize the fault to a defective PC board by proceeding vertically through the Modular-Level Troubleshooting Paths and conducting the indicated tests.
- 4. Replace the defective PC board and perform any required adjustments and/or alignments to the new PC board. Refer to the Adjustment/Alignment Procedures given in 4.8 to find the relevant procedure.
- 5. Steps for isolating a fault to a particular component within a defective PC board are provided by the Component Level Troubleshooting procedures given in 4.7.
- 6. After PC board replacement, verify receiver operation by conducting the Performance Tests in 4.6. Receivers should not be acceptable for use unless all Minimum Performance Standards listed in Table 4-3 are met or exceeded.

4.6 PERFORMANCE TESTS

4.6.1 GENERAL

The Performance Tests determine if the receiver operates in all detection modes, gain modes, and IF bandwidths. The given tests should be used for initial inspection, periodic operational checks, or to confirm performance standards after repairs have been made. Only skilled maintenance technicians using the test equipment listed in Table 4-2 should carry out the Performance Tests. If a receiver fault is encountered as a result of conducting the given tests, refer to the Corrective Maintenance Flowchart, Figure 4-1, for aid in isolating the fault.

4.6.2 MINIMUM PERFORMANCE STANDARDS

Table 4-3 summarizes the parameters tested by the Performance Tests. To be acceptable for use, the receiver should meet or exceed all minimum performance standards listed.

Table 4-3. Receiver Minimum Performance Standards

4.6.3 PROCEDURE GUIDELINES

When conducting the Peformance Tests, the technician should comply with the following guidelines:

- 1. Read each paragraph and test procedure carefully before attempting to perform the test.
- 2. All tests are to be performed under the following environmental conditions unless otherwise specified:

3. Allow a minimum of 30 minutes warm-up time for test equipment prior to performing any of the tests.

4. All inputs to and outputs from the equipment under test which are not used during a particular test are to be terminated with their characteristic impedances.

SIGNALS

SIGNAL 6 15.00500 MHZ UNMOD. AT -103 dbm.

NOTE: TO RESOLVE INCORRECT VOLTAGE LEVELS TROUBLESHOOT FRONT PANEL INTERCONNECT OR LOWER PANEL CONTROL.

TABLE A BW SWITCHING VOLTAGE

4-8

Figure 4-lb. Corrective Maintenance Flowchart

Figure 4-lc. Corrective Maintenance Flowchart

WJ-8718 HF RECEIVER MAINTENANCE

- 5. All equipment covers shall be in place unless a particular test requires their removal.
- 6. The tests should be performed in the order given. If a receiver problem is noted, refer to paragraph 4.7 for troubleshooting information.

4.6.4 OPERATOR PERFORMANCE TEST

1. Set receiver controls as follows:

- 2. Insure that the receiver Line Voltage Selector matches the available line voltage.
- 3. Energize the receiver by depressing the POWER PUSH ON/OFF switch on the front panel.
- 4. The Frequency Display should illuminate almost instantly. Display intensity should be bright and uniform.
- 5. Depress the 10 Hz tuning rate button and rotate the tuning knob until the 10 Hz Frequency Display digit reads O.
- 6. Depress the 100 Hz tuning rate button and rotate the tuning knob until the 100 Hz Frequency Display digit reads O.
- 7. Depress the 1 kHz tuning rate button and rotate the tuning knob until the 1 kHz Frequency Display digit reads O.
- 8. Depress the 10 kHz tuning rate button and rotate the tuning knob until all the remaining Frequency Display digits read O.
- 9. Deenergize the receiver.

4.6.5 IF GAIN AND BANDWIDTH PERFORMANCE TEST

- 1. Connect the test equipment to receiver as shown in Figure 4-2.
- 2. Set the Signal Generator output frequency to 15.00500 MHz unmodulated and output level to -103 dBm.
- 3. Set the RF Voltmeter to -20 dBm range.
- 4. Set the receiver controls as follows:

- 5. Energize the receiver by depressing the POWER ON pushbutton.
- 6. Select the appropriate tuning rate buttons and use the frequency control to tune the receiver to 15.00500 MHz.
- 7. The Signal Strength meter should indicate a reading of 1/4 to 1/2 full scale and the RF Voltmeter should indicate -21 dBm $±2$ dBm.
- 8. Depress the 6 kHz, 3 kHz, 1 kHz, and 0.3 kHz pushbuttons in succession. For each bandwidth, the RF Voltmeter should indicate -21 dBm ±2 dBm.
- 9. Set the Generator output frequency to 15.00650 MHz. Depress the USB button. The RF Voltmeter should indicate -21 dBm ±2 dBm.
- 10. Set the Generator output frequency to 15.00350 MHz. Depress the LSB button. The RF Voltmeter should indicate -21 dBm ±2 dBm.
- 11. Disconnect the Signal Generator from the RF Input Jack, A2J1, and connect a 50 Ω termination to A2J1.
- 12. Depress the receiver AM Mode switch and the 16 kHz BW switch. The RF Voltmeter should indicate -38 dBm ±2 dBm.
- 13. Depress the receiver 6 kHz BW switch. The RF Voltmeter should indicate -42 dBm ±2 dBm.
- 14. Depress the receiver 3 kHz BW switch. The RF Voltmeter should indicate -45 dBm ±2 dBm.
- 15. Depress the receiver USB Mode switch and then the LSB Mode switch. The RF Voltmeter should indicate -45 dBm ±2 dBm for both modes.
- 16. Depress the receiver AM Mode switch and the 1 kHz BW switch. The RF Voltmeter should indicate -50 dBm ±2 dBm.
- 17. Depress the receiver 0.3 kHz BW switch. The RF Voltmeter should indicate -55 dBm ±2 dBm.
- 18. Deenergize the receiver and disconnect the test equipment.

Figure 4-2. IF Gain and Bandwidth Performance, Test Setup

4.6.6 SIN RATIO PERFORMANCE TEST

- 1. Connect the test equipment to the receiver as shown in Figure $4 - 3.$
- 2. Set the Signal Generator output frequency to 29.99990 MHz unmodulated and output level to -103 dBm.
- 3. Set the RF Voltmeter to the -20 dBm range.
- 4. Set the receiver controls as follows:

5. Energize the receiver by depressing the POWER ON pushbutton.

6. Select the appropriate tuning rate buttons and use the frequency control to tune the receiver to 29.99990 MHz.

- 7. Record the IF Output Level indicated on the RF Voltmeter $(\sim -21$ dBm).
- 8. Turn the Signal Generator RF ON/OFF switch to the OFF position.
- 9. The reading on the RF Voltmeter should decrease by at least 10 dB.
- 10. Deenergize the receiver and disconnect test equipment.

Figure 4-3. S/N Ratio Performance, Test Setup

4.6.7 DETECTION MODE PERFORMANCE TEST

- 1. Connect test equipment to the receiver as shown in Figure 4-4.
- 2. Set the Signal Generator output frequency to 15.00500 MHz and output level to -97 dBm. Set the Generator for 50% AM modulation at 400 Hz.
- 3. Set the Voltmeter to the 50 Vac range.
- 4. Set the Oscilloscope to display the A vertical input.

5. Set the receiver controls as follows:

- 6. Energize the receiver.
- 7. Select the appropriate tuning rate buttons and tune to 15.00500 MHz.
- 8. Rotate the PHONE LEVEL control clockwise until a 400 Hz tone is heard in the headphones at a comfortable listening level. The tone should be clear and distinct, and free from noise, hum, and other signal distortions.
- 9. Rotate the LINE AUDIO control clockwise until the Voltmeter indicates 34.6 Vac.

CAUTION

Line Audio output levels in excess of 35 Vac may cause damage to the receiver and/or the 600 Q load resistor.

- 10. The Oscilloscope should show a clean sine wave with no evidence of clipping or distortion.
- 11. Turn off the Signal Generator modulation.
- 12. Depress the receiver CW and 1 kHz buttons. Set the receiver BFO OFFSET to +0.4 kHz.
- 13. A clear, distinct 400 Hz tone should be heard in the headphones.
- 14. Set the Signal Generator output frequency to 15.00540 MHz. Depress the receiver USB button.
- 15. A clear, distinct 400 Hz tone should be heard in the headphones.
- 16. Set the Signal Generator output frequency to 15.00460 MHz.
- 17. Depress the receiver LSB button. A clear, distinct 400 Hz tone should be heard in the headphones.
- 18. Depress the receiver ISB button. A clear, distinct 400 Hz tone should be heard in the headphones.
- 19. Depress the Oscilloscope B vertical input button. The Oscilloscope should display a clean sine wave at ~ 22 volts p-p with no evidence of clipping or distortion.
- 20. Set the Signal Generator output frequency to 15.0050 MHz. Set the Generator Modulation to FM, modulation frequency to 400 Hz, and deviation to 4.8 kHz.
- 21. Depress the receiver 16 kHz and FM buttons.
- 22. A clear, distinct 400 Hz tone should be heard in the headphones.
- 23. Deenergize the receiver and disconnect test equipment.

Figure 4-4. Detection Mode Performance, Test Setup

4.6.8 MAN/AGC PERFORMANCE TEST

- 1. Connect the test equipment to the receiver as shown in Figure 4-5.
- 2. Set the Signal Generator output frequency to 15.00500 MHz and
output level to -97 dBm. Set the Generator for 50% AM Set the Generator for 50% AM modulation at 400 Hz.
- 3. Set the Voltmeter to the 50 Vac range.
- 4. Set the receiver controls as follows:

- 5. Energize the receiver.
- 6. Select the appropriate tuning rate buttons and tune the receiver to 15.00500 MHz.
- 7. Adjust the Line Audio control for an indication of 34.6 Vac on the Voltmeter.
- 8. Turn the receiver RF Gain control fully counterclockwise.
- 9. Increase the Signal Generator output level to +3 dBm.
- 10. The Voltmeter should indicate less than 34.6 Vac. Rotate the receiver RF Gain control clockwise until the Voltmeter indicates 34.6 Vac.
- 11. Decrease the Signal Generator output level to -87 dBm.
- 12. Select the receiver AGC Fast Gain Mode.
- 13. Adjust the receiver Line Audio control for an indication of 17.3 Vac on the Voltmeter.
- 14. Increase the Generator output level to -7 dBm. The reading on the Voltmeter should be no greater than 34.6 Vac.
- 15. Select the receiver AGC Slow Gain Mode. The reading on the Voltmeter should not change.
- 16. Deenergize the receiver and disconnect test equipment.

Figure 4-5. MAN/AGC Performance, Test Setup

4.6.9 FREQUENCY TUNING PERFORMANCE TEST

- 1. Connect the test equipment to the receiver as shown in Figure 4-6.
- 2. Set the Signal Generator output frequency to 00.50001 MHz, unmodulated, and output level to -97 dBm.
- 3. Set the Frequency Counter to provide 10 Hz resolution at a 1 sec sample rate.
- 4. Set the receiver controls as follows:

- 5. Energize the receiver.
- 6. Select the appropriate tuning rate buttons and tune receiver to 00.50001 MHz.

- 7. The Frequency Counter should indicate an IF output frequency of 455.00 kHz ±0.10 kHz.
- 8. Increase the Signal Generator output frequency to 29.99999 MHz.
- 9. Tune the receiver to 29.99999 MHz.
- 10. The Frequency Counter should indicate an IF output frequency of 455.00 kHz ±0.10 kHz.
- 11. Deenergize the receiver and disconnect the test equipment.

Figure 4-6. Frequency Tuning Performance, Test Setup.

MAINTENANCE

WJ-8718 HF RECEIVER

THIS PAGE LEFT BLANK

W] -8718

4-24

Figure 4-7. Power Supply Troubleshooting Tree Figure 4-7. Power Supply Troubleshooting Tree, Figure 4-7. Power Supply Troubleshooting Tree.

 $\sim 10^{-11}$

Figure 4-10. 455 kHz Filter Switch Troubleshooting Tree Figure 4-11. USB Filter Switch Troubleshooting Tree Figure 4-12. ISB/LSB Filter Switch Troubleshooting Tree

Figure 4-13. 455 kHz Amplifier/AM Detector Troubleshooting Tree Figure 4-14. CW/SSB Detector Troubleshooting Tree Figure 4-15. FM Detector Troubleshooting Tree

 -12.5

 ~ 100 km s $^{-1}$

 \mathcal{L}

Figure 4 -16b. Audio Amplifier Troubleshooting Tree

4.7 COMPONENT LEVEL TROUBLESHOOTING PROCEDURES

4.7.1 GENERAL

This section contains procedures for testing and repairing defective receiver PC
boards to the component level. Checkout Procedures are provided to help identify fault Checkout Procedures are provided to help identify fault symptoms and to verify PC board performance after repair. Troubleshooting Trees are provided to guide the technician in tracing signal flow through the module. A Parts Replacement Guide, paragraph 4.7.23, is included to assist the technician in repairing a defective PC board. In addition to using the Troubleshooting Trees, reference to circuit descriptions in Section III and schematic diagrams in Section VI is essential for efficient troubleshooting of the receiver.

4.7.2 PROCEDURE GUIDELINES

When testing or troubleshooting a PC board, observe the following:

- 1. Allow the test equipment a 30-minute warm-up.
- 2. Read the procedure before beginning a test.
- 3. After the repair, verify correct PC board operation by repeating the PC board Checkout Procedure.

4.7.3 POWER SUPPLY TESTING AND TROUBLESHOOTING

Power Supply Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Digital Voltmeter (Table 4-2) is required to perform the tests outlined below.

4.7.3.1 Power Supply Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.3.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Connect the common (-) Digital Voltmeter test lead to receiver ground terminal E4.
- 3. Connect the (+) Voltmeter test lead to the unregulated dc output at C8.
- 4. Set the Digital Voltmeter to the 200 Vdc range.
- 5. Energize the receiver. The Voltmeter should indicate at least +22 Vdc.

6. Deenergize the receiver.

7. Connect the (+) Voltmeter test lead to test point E1.

- 8. Set the Voltmeter to the 20 Vdc range.
- 9. Energize the receiver. The Voltmeter should indicate +15 Vdc ±0.25 Vdc.
- 10. Deenergize the receiver.
- 11. Connect the (+) Voltmeter test lead to test point E2.
- 12. Energize the receiver. The Voltmeter should indicate -15 Vdc ±O.25 Vdc.
- 13. Deenergize the receiver.
- 14. Connect the (+) Voltmeter test lead to test point E3.
- 15. Energize the receiver. The Voltmeter should indicate at least +10 Vdc.
- 16. Deenergize the receiver and disconnect test equipment.

4.7.3.2 Power Supply Fault Isolation

The following list of Supplementary Troublshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the Power Supply for normal operation by repeating the Checkout Procedure in paragraph 4.7.3.1 above.

- l. Figure 4-7. Power Supply Troubleshooting Tree
- 2. Figure 6-22. WJ-8718 Main Chassis Schematic Diagram
- 3. Paragraph 3.5. Power Supply Circuit Description
- 4. Figure 5-5. Power Distribution Location of Components
- 5. Paragraph 4.7.23. Parts Replacement Guidelines

4.7.4 RF FILTER TESTING AND TROUBLESHOOTING

RF Filter Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator, and RF Voltmeter, and a Digital Voltmeter (see Table 4-2) are required to perform the tests outlined below.

4.7.4.1 RF Filter Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.4.2 for fault isolation.

- 1. Disconnect A2P1 from A3A1J1 on the Input Converter.
- 2. Connect an RF Voltmeter and 50 Ω adapter to A2P1.
- 3. Connect the output of a Signal Generator to A2J1 on the rear panel of the receiver.
- 4. Set the RF Voltmeter to the 0 dBm range.
- 5. Set the Signal Generator output frequency to 1.0 MHz and output level to 0 dBm.
- 6. The RF Voltmeter should indicate a level between 0 dBm and -1.0 dBm.
- 7. Tune the Signal Generator to 10 MHz and 20 MHz, and 30 MHz successively, maintaining the output level at 0 dBm for each frequency. The filter output level should not be less than The filter output level should not be less than -1.0 dBm for each frequency.
- 8. Disconnect the test equipment from the receiver.
- 9. Reconnect A2P1 to A3A1J1.

4.7.4.2 RF Filter Fault Isolation

- 1. Remove the filter from the receiver and remove the filter's protective cover.
- 2. Check all capacitors and the two Zener diodes for leakage to ground.
- 3. Check all inductors for continuity.
- 4. Excessive loss above 20 MHz may be corrected expanding or compressing some of the inductors.

4.7.5 INPUT CONVERTER TESTING AND TROUBLESHOOTING

Input Converter Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (see Table 4-2) are required to perform the tests outlined below.

4.7.5.1 Input Converter Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.5.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Disconnect A2P1 from A2A1J1 and P28 from A2A2J2.
3. Set the receiver front panel controls as follows:

- 4. Connect the Oscilloscope to connector A3A2J2 using a short coaxial cable.
- 5. Connect the Signal Generator to connector A3A1J1 using a short coaxial cable. Set the Generator output frequency to 15.00500 MHz and output level to -10 dBm.
- 6. Energize the receiver and tune to 15.00500 MHz.
- 7. The Oscilloscope should display a level of ~ 3 V p-p at \sim 10.7 MHz. The waveform should be a clean sine wave.
- 8. Deenergize the receiver and disconnect test equipment.

4.7.5.2 Input Converter Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the Input Converter for normal operation by repeating the Checkout Procedure in paragraph 4.7.5.1 above.

- 2. Table 4-4. Input Converter Voltage Table
- 3. Figure 6-2. Input Converter Schematic Diagram
- 4. Paragraph 3.2.3. Input Converter Circuit Description
- 5. Figure 5-7. Input Converter Location of Components
- 6. Paragraph 4.7.23. Parts Replacement Guidelines
- 7. Paragraph 4.8.3.1. Input Converter Alignment

Table 4-4. Input Converter Voltage Table

Table 4-4. Input Converter Voltage Table (Concluded)

4.7.6 10.7 MHz FILTER SWITCH TESTING AND TROUBLESHOOTING

10.7 MHz Filter Switch Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.6.1 10.7 MHz Filter Switch Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.6.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Disconnect connector P19 from A4XA1.
- 3. Remove PC board A4A2.
- 4. Depress the receiver 3.2 kHz BW button.
- 5. Connect the Oscilloscope to A4XA1 pin 57 using a short coaxial cable with clip leads on one end.
- 6. Connect the Signal Generator to A4XA1 pin 13 using a short coaxial cable with clip leads on one end. Set the Generator output frequency to 10.7 MHz and output level to -40 dBm.
- 7. Energize the receiver. The Oscilloscope should display a level of \sim 15 mV p-p at \sim 10.7 MHz. The waveform should be a clean sine wave.
- 8. Depress the 6 kHz BW button and then the 16 kHz BW button. The Oscilloscope should display ~ 15 mV p-p at ~ 10.7 MHz for both BW positions.

9. Deenergize the receiver and disconnect test equipment. Replace PC board A4A2.

4.7.6.2 10.7 MHz Filter Switch Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the 10.7 MHz Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.6.1 above.

Table 4-5. 10.7 MHz Filter Switch Voltage Table

4.7.7 10.7 MHz/455 kHz CONVERTER TESTING AND TROUBLESHOOTING

10.7 MHz/455 kHz Converter Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

WJ-8718 HF RECEIVER TABLE 4-5a

4.7.6.2a 10.7 MHz Filter Switch Fault Isolation (REVISION E)

The folowing list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the Fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the 10. 7 MHz Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.6.1 above.

6. Paragraph 4.7.23. Parts Replacement Guidelines

7. Paragraph 4.8.3. 2a 10. 7 MHz Filter Switch Adjustment

Table 4-5a. 10.7 MHz Filter Switch (A4Al) Voltage Table

4 -38a (PRODUCT IMPROVEMENT)

WI-8718 HF RECEIVER

THIS PAGE LEFT BLANK

WJ-8718 HF RECEIVER TABLE 4-6

4.7.7.1 10.7 MHz/455 kHz Converter Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.7.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A1, A4A3, A4A4, and A4A5.
- 3. Connect the Oscilloscope to A4XA2 pin 19 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA2 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 10.7 MHz and output level to -28 dBm.
- 5. Energize the receiver. The Oscilloscope should display a level of \sim 0.1 V p-p at \sim 455 kHz. The waveform should be a clean sine wave.
- 6. Deenergize the receiver and disconnect Test Equipment. Replace PC boards A4A1, A4A3, A4A4, and A4A5.

4.7.7.2 10.7 MHz/455 kHz Converter Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Data to isolate the fault to a stage or circuit and then trace the fault to a defective component or connection. After the fault has been corrected, check the 10.7 MHz/455 kHz Converter for normal operation by repeating the Checkout Procedure in paragraph 4.7.7.1 above.

Table 4-6. 10.7 MHz/455 kHz Converter Voltage Table

4.7.8 455 kHz FILTER SWITCH TESTING AND TROUBLESHOOTING

455 kHz Filter Switch Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the following tests.

4.7.8.1 455 kHz Filter Switch Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.8.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A2, A4A4, A4A5, and A4A7.
- 3. Depress the receiver 16 kHz BW button.
- 4. Connect the Oscilloscope vertical input to A4XA3 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 5. Connect the Signal Generator RF output to A4XA3 pin 13 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 455 kHz and output level to -36 dBm.
- 6. Energize the receiver. The Oscilloscope should display a level of \sim 15 mV p-p at \sim 455 kHz. The waveform should be a clean sine wave.
- 7. Depress the 1.0 kHz BW button and then the 0.3 kHz BW button. The Oscilloscope should display a level of $\sim 15 \text{ mV p-p}$ at \sim 455 kHz for both BW positions.
- 8. Deenergize the receiver and disconnect test equipment. Replace PC boards A4A2, A4A4, A4A5, and A4A7.

4.7.8.2 455 kHz Filter Switch Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the 455 kHz Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.8.1 above.

Paragraph 3.2.7 455 kHz Filter Switch Circuit Description

4.

WJ-8718 HF RECEIVER TABLE 4-7

- 5. Figure 5-14 455 kHz Filter Switch Location of Components
- 6. Paragraph 4.7.23. Parts Replacement Guidelines

BANDWIDTH (kHz)					
	PIN	16/6/3.2	1.0	0.3	
U1	$1\,$ $\mathbf 3$ 5 $\sqrt{2}$ 11 12 13 14	-12.9 0.0 4.4 $^{+}$ $+13.6$ 14 0.0 2.7 $\ddot{}$ 13 $\overline{}$	$+13.5$ $^{+}$ 4.6 0.0 13 14 0.0 $+2.7$ 13	12.9 0.0 0.0 -13 14 - 4.6 $\begin{array}{c} + \end{array}$ $+2.7$ $+13.6$	
Q1	E $\mathbf B$ \overline{C}	0.0 1.8 14.9 $+$	0.0 1.8 $+14.9$	0.0 1.8 $^{+}$ $+14.9$	
Q ₂	$\mathbf E$ $\mathbf B$ $\mathbf C$	0.0 1.5 14	0.0 1.5 14	0.9 \ddag 1.5 $\boldsymbol{+}$ 14	
Q ₃	$\mathbf E$ $\mathbf B$ \overline{C}	0.0 $\mathbf{3}$ 14.9	2.3 $\ddot{}$ $\mathbf 3$ $\ddot{}$ 14.3	0.0 3 14.8	
Q ₄	E $\, {\bf B}$ \overline{C}	0.0 1.4 14	0.8 $+ 1.4$ 14	0.0 1.4 14	
Q ₅	Ε B \mathcal{C}	1.25 1.9 $^{+}$ $+14.7$	0.0 1.9 14.7 $+$	0.0 1.9 $+14.7$	
Q6	E $\mathbf B$ $\mathbf C$	0.8 $^{+}$ 1.4 \ddag $+ 14$	0.0 1.4 $+ 14$	0.0 1.4 $+ 14$	

Table 4-7. 455 kHz Filter Switch Voltage Table

4.7.9 USB FILTER SWITCH TESTING AND TROUBLESHOOTING

USB Filter Switch Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

MAINTENANCE WJ-8718 HF RECEIVER

4.7.9.1 USB Filter Switch Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.9.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A2, A4A3, A4A5, and A4A7.
- 3. Connect the Oscilloscope Vertical Input to A4XA4 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA4 pin 13 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 456.5 kHz and output level to -36 dBm.
- 5. Energize the receiver and depress the USB Mode button. The Oscilloscope should display a level of ~ 200 mV p-p at \sim 456.5 kHz. The waveform should be a clean sine wave.
- 6. Deenergize the receiver and disconnect test equipment.
- 7. Replace PC boards A4A2, A4A3, A4A5, and A4A7.

4.7.9.2 USB Filter Switch Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the USB Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.9.1 above.

4.7.9.2a USB Filter Switch Fault Isolation (REVISION G)

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the USB Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.9.1 above.

- 2. Table 4-8a. USB Filter Switch Voltage Table
- 3. Figure 6-6a. USB Filter Switch Schematic Diagram
- 4. Paragraph 3.2. 8a. USB Filter Switch Location of Components
- 5. Paragraph 4.7.23. Parts Replacement Guidelines
- 6. Paragraph 4.8.3. Sa. USB and ISB/LSB Filter Switch Adjustment

MAINTENANCE

WJ-8718 HF RECEIVER

THIS PAGE LEFT BLANK

TABLE 4-8

WJ-8718 HF RECEIVER

Table 4-8. USB Filter Switch Voltage Table

4.7.10 ISB/LSB FILTER SWITCH TESTING AND TROUBLESHOOTING

ISB/LSB Filter Switch Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.10.1 ISB/LSB Filter Switch Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.10.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A2, A4A2, A4A4, A4A7, and A4A8.
- 3. Connect the Oscilloscope Vertical Input to A4XA5 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA5 pin 13 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 453.5 kHz and output level to -36 dBm.
- 5. Energize the receiver and depress the LSB Mode button. The Oscilloscope should display a level of ~ 200 mV p-p at \sim 453.5 kHz. The waveform should be a clean sine wave.
- 6. Move the Oscilloscope clip lead to pin A4XA5-53 and depress the ISB Mode button. The Oscilloscope should display a level of \sim 200 mV p-p at \sim 453.5 kHz.
- 7. Deenergize the receiver and disconnect test equipment.
- 8. Replace PC boards A4A2, A4A3, A4A4, A4A7, and A4A8.

부터 나는 다음 복잡으로 나오는 것이 아니다. 이 나라

Table 4 -8a. USB Filter Switch (A4A4) Voltage Table (Revision G)

(PRODUCT IMPROVEMENT) 4-43a

ga tugan v

THIS PAGE LEFT BLANK

4.7.10.2 ISB/LSB Filter Switch Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the ISB/LSB Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.10.1 above.

- 2. Table 4-9. ISB/LSB Filter Switch Voltage Table
- 3. Figure 6-7. ISB/LSB Filter Switch Option Schematic Diagram
- 4. Paragraph 3.2.9. ISB/LSB Filter Switch Option Circuit Description
- 5. Figure 5-16. ISB/LSB Filter Switch Option Location of Components
- 6. Paragraph 4.7.23. Parts Replacement Guidelines
- 7. Paragraph 4.8.3.5. ISB/LSB Filter Switch Adjustment

	PIN	LSB MODE ACTIVE	ISB MODE ACTIVE	OTHER MODES ACTIVE
Q1	$\overline{2}$ 3 $\overline{4}$	$+14.4$ $+ 4.2$ $+2.2$ $+$ 2.7	$+14.4$ $+ 4.2$ $+2.2$ $+$ 2.7	$+15$ 0.0 $+2.0$ 2.0 $+$
Q2	$\mathbf{1}$ $\rm{2}$ 3 $\overline{4}$	$+14.6$ $+ 4.2$ $+ 1.6$ $+2.9$	$+15$ 0.0 $+ 1.3$ 2.0 $+$	$+15$ 0.0 $+ 1.3$ 2.0 $+$
Q3	$\sqrt{2}$ $\mathbf{3}$ $\overline{4}$	$+15$ 0.0 $+ 1.4$ 2.0 $^{+}$	$+14.7$ $+ 4.2$ $+ 1.6$ 2.8 $+$	$+15$ 0.0 1.4 $+$ 2.0 $^{+}$

Table 4-9. ISB/LSB Filter Switch Voltage Table

4.7.11 455 kHz AM PLIFIER/AM DETECTOR TESTING AND TROUBLESHOOTING

455 kHz Amplifier/AM Detector Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

WJ-8718 HF RECEIVER TABLE 4-9a

._.... **-..--.... -"...,.T""Io_TT,...., ... lrT'C'lIlo.lT'T"1**

4. 7.10. 2a ISB/LSB Filter Switch Fault Isolation (REVISION E)

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the ISB/LSB Filter Switch for normal operation by repeating the Checkout Procedure in paragraph 4.7.10.1 above.

- 1. Figure 4 -12. 2. Table 4-9a. 3. Figure 6-7a. ISB/LSB Filter Switch Troubleshooting Tree ISB/ LSB Filter Switch Voltage Table ISB/LSB Filter Switch Option Schematic Diagram
- 4. Paragraph 3.2. 9a. ISB/ LSB Filter Switch Option Circuit Description
- 5. Figure 5-l6a. ISB/ LSB Filter Switch Option Location of Components
- 6. Paragraph 4.7.23. Parts Replacement Guidelines
- 7. Paragraph 4. 8. 3. Sa USB and ISB/ LSB Filter Switch Adjustment

Table 4 -9a ISB/ LSB Filter Switch (A4A5) Voltage Table

CIRCUIT DESCRIPTION

W]-8718 HF RECEIVER

THIS PAGE LEFT BLANK

WJ-8718 HF RECEIVER THE RECEIVER SERVICE OF A SERVICE MAINTENANCE

4.7.11.1 455 kHz Amplifier/AM Detector Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.1l.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove the PC boards.
- 3. Connect the Oscilloscope Vertical Input to A4XA7 pin 17 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA7 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 455 kHz and output level to -74 dBm.
- 5. Energize the receiver. The Oscilloscope should display a level of ~ 60 mV p-p at ~ 455 kHz. The waveform should be a clean sine wave.
- 6. Move the Oscilloscope clip lead to A4XA7 pin 13. The Oscilloscope should display a level of ~ 60 mV p-p at \sim 455 kHz.
- 7. Turn on the Signal Generator AM Modulation and set it for 50% modulation at 400 Hz.
- 8. Move the Oscilloscope clip lead to A4X47 pin 51. The Oscilloscope should display a level of ~ 0.3 V p-p at ~ 400 Hz. The waveform should be a clean sine wave.
- 9. Deenergize the receiver and disconnect test equipment.
- 10. Replace PC boards A4A3, A4A6, A4A9, and A4A10.

4.7.11.2 455 kHz Amplifier/AM Detector Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the 455 kHz Amplifier/AM Detector for normal operation by repeating the Checkout Procedure in paragraph 4.7.1l.1 above.

- 1. Figure 4-13. 455 kHz Amplifier/AM Detector Troubleshooting Tree
- 2. Table 4-10. 455 kHz Amplifier/AM Detector Voltage Table
- 3. Figure 6-9. 455 kHz Amplifier/AM Detector Schematic Diagram
- 4. Paragraph 3.2.10. 455 kHz Amplifier/AM Detector Circuit Description

Table 4-10. 455 kHz Amplifier/AM Detector Voltage Table

NOTE

Above readings taken in Fast AGC Mode with no RF input signal.

4.7.12 FM/CW/SSB DETECTOR TESTING AND TROUBLESHOOTING

FM/CW/SSB Detector Testing and Troubleshooting includes a CW/SSB Detector Checkout Procedure, an FM Detector Checkout Procedure and fault isolation information. A Signal Generator and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.12.1 CW/SSB Detector Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.12.3 for fault isolation.

1. Deenergize the receiver.

2. Remove PC boards A4A7 and A4A10.

WJ-8718 HF RECEIVER MAINTENANCE

- 3. Connect the Oscilloscope Vertical Input to A4XA9 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4X49 pin 13 using a short coaxial cable with clip leads on one end. Connect cable shield to the ground plane. Set the Generator output frequency to 455.4 kHz and output level to -28 dBm.
- 5. Energize the receiver and depress the USB Mode button. The Oscilloscope should display a level of \sim 2 V p-p at \sim 400 Hz. The waveform should be a clean sine wave.
- 6. Deenergize the receiver and diconnect test equipment.
- 7. Replace PC boards A4A7 and A4A10 if no further checks are to be made.

4.7.12.2 FM Detector Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.12.3 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A7 and A4A10.
- 3. Connect the Oscilloscope Vertical Input to A4XA9 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA9 pin 13 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the generator output frequency to 455 kHz and output level to -28 dBm. Set the Generator for FM Modulation at 400 Hz and 4.8 kHz deviation.
- 5. Energize the receiver and depress the FM Mode button. The Oscilloscope should display a level of ~ 1 V p-p at ~ 400 Hz. The waveform should be a clean sine wave.
- 6. Deenergize the receiver and disconnect test equipment.
- 7. Replace PC boards A4A7 and A4A10 if no further checks are to be made.

4.7.12.3 FM/CW/SSB Detector Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the FM/CW /SSB Detector for normal operation by repeating the Checkout Procedure in paragraphs 4.7.12.1 and 4.7.12.2 above.

1.	Figure $4-14$.	CW/SSB Detector Troubleshooting Tree
2.	Figure $4-15$.	FM Detector Troubleshooting Tree
3.	Table 4-11.	FM/CW/SSB Detector Voltage Table
4.	Figure $6-11$.	FM/CW/SSB Detector Schematic Diagram
5.	Paragraph 3.2.12.	FM/CW/SSB Detector Circuit Description
6.	Figure $5-20$.	FM/CW/SSB Detector Location of Components
7.	Paragraph 4.7.23.	Parts Replacement Guidelines
8.	Paragraph 4.8.3.7.	FM Discriminator Alignment

Table 4-11. FM/CW/SSB Detector Voltage Table

WJ-8718 HF RECEIVER MAINTENANCE

4.7.13 AUDIO AMPLIFIER TESTING AND TROUBLESHOOTING

Audio Amplifier Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and an Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.13.1 Audio Amplifier Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.13.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A6, A4A7, and A4A9.
- 3. Set the receiver Line Audio Level control to mid-range and the Phone Level control to Maximum Clockwise.
- 4. Connect the Oscilloscope Vertical Input to A4XA10 pin 55 using a short coaxial cable with clip leads on one end. Connect shield to IF Motherboard ground plane.
- 5. Connect the Signal Generator AM output to A4XA10 pin 51 using a short coaxial cable with clip leads on one end. Connect cable shield to IF Motherboard ground plane. Set the Signal Generator Modulation Frequency to 400 Hz, set Audio Output Level to 1.0 V rms and set AM switch to INT.
- 6. Energize the receiver and depress the AM Mode button. The Oscilloscope should display a level of \sim 2 V p-p at \sim 400 Hz. The waveform should be a clean sine wave.
- 7. Set the Generator Audio Output Level to 10 mV. Move the Generator clip lead to A4XA10 pin 17. Use the Oscilloscope lead to probe A4XA10 pin 13 and A4XA10 pin 11. The Oscilloscope should display a level of \sim 2 V p-p at \sim 400 Hz on each pin.
- 8. Connect the Oscilloscope clip lead to A4XA10 pin 41. The Oscilloscope should indicate a level of -0.3 Vdc.
- 9. Set the Generator Audio Output Level to 0.1 V. Move the Generator clip lead to A4XAIO pin 53. Move the Oscilloscope clip lead to A4XA10 pin 19. The Oscilloscope should display a level of \sim 2 V p-p at \sim 400 Hz.
- 10. Deenergize the receiver and disconnect test equipment.
- 11. Replace PC boards A4A6, A4A7, and A4A9.

4.7.13.2 Audio Amplifier Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the TrOUbleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the Audio Amplifier for normal operation by repeating the Checkout Procedure in paragraph 4.7.13.1 above.

Table 4-12. Audio Amplifier Voltage Table

4.7.14 ISB DETECTOR/AUDIO TESTING AND TROUBLESHOOTING

ISB Detector/Audio Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and an Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.14.1 ISB Detector/Audio Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.14.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A5 and A4A6.

WJ-8718 HF RECEIVER **MAINTENANCE**

- 3. Connect the Oscilloscope Vertical Input to A4XA8 pin 41 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane.
- 4. Connect the Signal Generator RF output to A4XA8 pin 53 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 454.6 kHz and output level to -46 dBm.
- 5. Energize the receiver and depress the ISB Mode button. The Oscilloscope should display a level of \sim 11 V p-p at \sim 400 Hz. The waveform should be a clean sine wave.
- 6. Move the Oscilloscope clip lead to A4XA8 pin 44. Move shield clip lead to A4XA8 pin 48. Adjust 48R36 for an Oscilloscope reading of ~ 8 V p-p at ~ 400 Hz. The waveform should be a clean sine wave.
- 7. Move the Oscilloscope clip lead to A4XA8 pin 43. Connect cable shield to IF Motherboard ground plane. The Oscilloscope should display ~ 0.0 Vdc.
- 8. Increase the Generator output level by 10 dBm. The level displayed on the Oscilloscope should increase to \sim -2.5 Vdc.
- 9. Deenergize the receiver and disconnect the test equipment.
- 10. Replace PC boards A4A5 and A4A6.

4.7.14.2 ISB Detector/ Audio Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the ISB Detector/Audio board for normal operation by repeating the Checkout Procedure in paragraph 4.7.14.1 above.

> 1. Figure 4-17a, b. ISB Detector/Audio Troubleshooting Tree 2. Table 4-13. ISB Detector/Audio Voltage Table 3. Figure 6-10. ISB Detector/Audio Schematic Diagram 4. Paragraph 3.2.14. ISB Detector/ Audio Circuit Description 5. Figure 5-19. ISB Detector/Audio Location of Components 6. Paragraph 4.7.23. Parts Replacement Guidelines 7. Paragraph 4.8.3.6. ISB Detector/ Audio Adjustment

	PIN	ISB	OTHER MODES		PIN	ISB	OTHER MODES
U1	$\mathbf{1}$ $\overline{\mathbf{4}}$ $\overline{5}$ 6	7.5 7 13.5 - 1.3 $\ddot{}$	7.5 $\overline{7}$ 13.5 - 0.8	Q1	$\mathbf 1$ $\boldsymbol{2}$ $\mathbf 3$ $\overline{4}$	$+14.5$ 3.3 $+$ 0.9 $+$ $\mathbf{1}$ $+$	$+14.5$ 3.3 $+$ 0.9 $+$ $\mathbf{1}$ \ddag
U ₂	12 14 $\mathbf{1}$ $\begin{array}{c} 2 \\ 3 \end{array}$	$\mathbf{1}$ $+$ $+15$ $+ 14$ 1.5 $^{+}$	0.8 - $+15$ -13.5 $+ 1.5$	Q ₂	$\mathbf 1$ $\boldsymbol{2}$ $\mathbf{3}$ $\bf{4}$	14 $+$ 3.3 $\ddot{}$ 0.8 $\ddot{}$ $\mathbf{1}$ $\ddot{}$	$+ 14$ 3.3 $+$ 0.8 $+$ $\mathbf{1}$ $+$
	$\overline{4}$ 11 $12\,$	5 $^{+}$ 15 $+$ 15 ÷ 0.0	0.0 $+15$ 15 $\overline{}$ 0.0	Q ₃	${\bf E}$ \bf{B} $\mathbf C$	0.0 0.2 $\ddot{}$ 0.0	7.5 $+$ 0.2 $+$ 0.0
U3	13 14 $\boldsymbol{4}$	1 $\ddot{}$ $\mathbf 1$ $+$ $+15$	5 $+$ 5 \ddag $+15$	Q ₄	E \bf{B} $\mathbf C$	0.0 0.0 $+15$	$\boldsymbol{0}$. $\boldsymbol{0}$ 0.0 $+15$
	$\bf 8$ $\boldsymbol{9}$ $10\,$ 11 12 13 14	0.0 0.0 0.0 15 - 0.0 0.0 0.0	0.0 0.0 0.0 -15 0.0 0.0 0.0	Q ₅	${\bf E}$ \bf{B} $\mathbf C$	0.0 2.8 $^{+}$ 0.0	0.0 $\ddot{\bm{5}}$ 0.0

Table 4-13. ISB Detector/Audio Voltage Table

4.7.15 AGC TESTING AND TROUBLESHOOTING

AGC Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and a Digital Voltmeter (Table 4-2) are required to perform the tests outlined below.

4.7.15.1 AGC Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.15.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Remove PC boards A4A3, A4A4, A4A5, and A4A10.
- 3. Set the receiver Gain Mode to Fast AGC and Meter switch to Line Audio.
- 4. Connect the Digital Voltmeter input to A4XA6 pin 47 using a short cable with clip leads on one end. Connect the common lead to the IF Motherboard ground plane. Set the Digital Voltmeter to the 20 Vdc range.
- 5. Connect the Signal Generator output to A4XA7 pin 57 using a short coaxial cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. Set the Generator output frequency to 455 kHz and output level to -40 dBm.
- 6. Energize the receiver. The Digital Voltmeter should indicate \sim -3.5 Vdc.
- 7. Select the receiver MAN Gain Mode. Adjust the RF Gain control until the Digital Voltmeter indicates the same level indicated in step 7.
- 8. Select the Fast AGC Mode.
- 9. Connect the Digital Voltmeter clip lead to A4XA6 pin 19. The Voltmeter should indicate $\sim +0.7$ Vdc.
- 10. Connect the Digital Voltmeter clip lead to A4XA6 pin 41. The Voltmeter should indicate \sim -3.0 Vdc.
- 11. Deenergize the receiver and disconnect test equipment.
- 12. Replace PC boards A4A3, A4A4, A4A5, and A4A10.

4.7.15.2 AGC Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the Troubleshooting Data to isolate the fault to a stage or circuit and then to trace the fault to a defective component or connection. After the fault has been corrected, check the AGC board for normal operation by repeating the Checkout Procedure in paragraph 4.7.15.1 above.

- l. Table 4-14. AGC Voltage Table
- 2. Figure 6-8. AGC Schematic Diagram
- 3. Paragraph 3.2.11. AGC Circuit Description
- 4. Figure 5-17. AGC Location of Components
- 5. Paragraph 4.7.23. Parts Replacement Guidelines

		INPUT SIGNAL			NO SIGNAL		
TRANSISTOR		MAN	SLOW	FAST	MAN	SLOW	FAST
Q1		1.7 2.0 14.3	2.2 2.6 14.3	2.2 2.6 14.4	0.05 0.4 14.4	0.06 0.38 14.3	0.06 0.38 14.4

Table 4-14. AGC Voltage Table

TABLE 4-14

Table 4-14. AGC Voltage Table (Cont'd)

WJ-8718 HF RECEIVER

Table 4-14. AGC Voltage Table (Concluded)

NOTE

Two sets of data are given: one with an input signal and one without. When using the input signal data, tune the receiver to 15.00500 MHz and inject an unmodulated signal of 15.00500 MHz at -40 dBm into RF Input jack A2J1. Nominal voltage values are given for each of the three gain modes: Manual, Fast AGC, and Slow AGC. The RF Gain Control must be set maximum clockwise while using Manual Mode No Signal data. To use data for Manual Mode with Input Signal, reduce gain control setting to achieve the same meter reading as in AGC Mode.

4.7.16 FRONT PANEL INTERCONNECT TESTING AND TROUBLESHOOTING

Front Panel Interconnect Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Digital Voltmeter (Table 4-2) is required to perform the tests outlined below.

4.7.16.1 Front Panel Interconnect Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.16.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Connect the common (-) input of the Digital Voltmeter to A6XA2 pin 5 using a short test lead.
- 3. Energize the receiver.
- 4. Refer to Table 4-15 and depress the indicated Mode and BW pushbuttons in succession. For each Mode or BW selected, use the Digital Voltmeter positive (+) test lead to probe for high $($ > 2.5 Vdc) or low $($ < 0.5 Vdc) conditions as indicated.
- 5. Deenergize the receiver and disconnect test equipment.

Pin Nos.	AM	CW	FM	USB	LSB	ISB
$A6XA2-5$	LO	LO	LO	LO	H _I	LO
$A6XA2-3$	LO	LO	LO	$_{\rm HI}$	LO	LO
$A6XA2-1$	LO	LO	LO	LO	LO	HI
$A6XA2-18$	LO	HI	LO.	HI	HI	HI
$A6XA2-16$	LO	LO	$_{\rm HI}$	LO	LO	LO
$A6XA2-48$	H1	LO	LO	LO	LO	LO
A6XA2-58	H _I	H I	\mathbf{H}	LO	LO	LO
$A6XA2-60$	H	LO.	HI	LО	LO	LO
$A10J1-22$	HI	H _I	HI	LO	LO.	LO.
$A10J1-37$	H _I	HI	H _I	LO	LO	LO
$A10J1-16$	H	H _I	H _I	LO.	LO	LO
Pin Nos.	16 kHz	6 kHz	3 kHz	1 kHz	$.3$ kHz	USB/LSB/ISB
$A6XA2-49$	HI	HI	HI	LO.	LO.	LO
$A6XA2-51$	HI	LO	LO	$_{\rm HI}$	$_{\rm HI}$	$_{\rm HI}$
$A6XA2-53$	LO	H _I	LO	LO	LO.	LO
$A6XA2-55$	LO	LO	HI	LO	LO	LO
A6XA2-47	LO	LO	LO	HI	LO	LO
$A6XA2-45$	LO	LO	LO	LO	$_{\rm HI}$	LO

Table 4-15. Front Panel Interconnect Voltage Table

4.7.16.2 Front Panel Interconnect Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in Fault Isolation. Use the Troubleshooting Tree to isolate the fault to a stage or circuit. Use the other Troubleshooting Data to trace the fault to a defective component or connection. After the fault has been corrected, check the Front Panel Interconnect for normal operation by repeating the Checkout Procedure in paragraph 4.7.16.1 above.

- 1. Figure 6-13. WJ-8718 Main Chassis
- 2. Paragraph 3.4.2. Front Panel Interconnect Circuit Description
- 3. Figure 5-31. Front Panel Interconnect Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines

4.7.17 LOWER PANEL CONTROL TESTING AND TROUBLESHOOTING

Lower Panel Control Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Signal Generator and an Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.17.1 Lower Panel Control Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.17.2 for fault isolation.

WJ-8718 HF RECEIVER

- 1. Deenergize the receiver.
- 2. Remove the front panel and gently pull it out several inches from the receiver main chassis, being careful not to place any strain on the interconnecting cables.
- 3. Connect the Oscilloscope Vertical input to connector AI0A2J3 using a short coaxial cable with clip leads on one end. Connect cable shield to terminal AI0A2E1.
- 4. Connect the Signal Generator AM Output to terminal AI0A2E9 using a short coaxial cable with clip leads on one end. Connect cable shield to terminal A10A2E1. Set the Signal Generator Modulation Frequency to 400 HZ, set Audio Output Level to 70 mV and set AM switch to INT.
- 5. Energize the receiver and rotate the Phone Level control fully clockwise. The Oscilloscope should display a level of \sim 20 V p-p. The waveform should be a clean sine wave.
- 6. Move the Signal Generator output lead to terminal AI0A2E2 and move the Oscilloscope input lead to connector A10A2-J2. The Oscilloscope should display a level of ~ 20 V p-p. The waveform should be a clean sine wave.
- 7. Deenergize the receiver and disconnect test equipment

4.7.17.2 Lower Panel Control Fault Isolation

The following list of Supplementary Troubleshooting Data is used as an aid in fault isolation. Use the TrOUbleshooting Data to isolate the fault to a stage or a circuit and then to trace the fault to a defective component or connection. After the fault has been corrected, check the Lower Panel Control for normal operation by repeating the procedure in paragraph 4.7.17.1 above.

- 1. Figure 6-21. WJ-8718 Main Chassis Schematic Diagram
- 2. Paragraph 3.4.10. Lower Panel Control Circuit Description
- 3. Figure 5-39. Lower Panel Control Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines

4.7.18 1st LO SYNTHESIZER TESTING AND TROUBLESHOOTING

1st LO Synthesizer Testing and Troubleshooting includes a checkout procedure and fault isolation. A Frequency Counter, wideband Oscilloscope and RF Voltmeter (Table 4-2) are required to perform the tests outlined below.

4.7.18.1 1st LO Synthesizer Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.18.2 for Fault Isolation.

1. Deenergize the receiver.

2. Disconnect connector from A1J2.

- 3. Connect the Frequency Counter to W2P3.
- 4. Energize the receiver and tune it to 00.00000 MHz. The Frequency Counter should indicate 171.64 MHz.
- 5. Rotate the tuning knob counterclockwise and tune receiver to 29.99999 MHz. The Frequency Counter should indicate 291.60 MHz.
- 6. Disconnect the Frequency Counter and connect the RF Voltmeter and 50 Ω Probe to W2P3. The Voltmeter should indicate +20 dBm ±2dBm.
- 7. Deenergize the receiver and disconnect test equpment. Reconnect W2P3.

4.7.18.2 1st LO Synthesizer Fault Isolation

1st LO Synthesizer Fault Isolation includes Troubleshooting Tests to aid in isolating a fault to a defective stage or circuit. Supplementary Troubleshooting Data is provided in paragraph 4.7.18.3 to aid in tracing the fault to a defective component or connection.

> 1. VCO Band Select Circuitry - Table 4-16 below checks for proper operation of U13, diodes CR8 through CR10, and Q1 through Q3, while dialing different frequencies on the front panel.

2. Divider Section - With a tuned frequency of 00.00000 MHz, or an input of J1 of 1st and 3rd LO of 171.64 MHz, the following frequencies in Table 4-17 should be found at the corresponding IC pins using a Digital Counter.

WJ-8718 HF RECEIVER

Table 4-17. 1st LO Frequency Chart

3. Phase Detector U5 - Check for 40 kHz signal at input pin 3 of U5. If signal is not present, troubleshoot Time Base Circuits. Check for 40 kHz signal at pin 1 of U5. If not present, troubleshoot 1st LO counter circuits. Refer to Figure 4-18 to understand the function of the phase detector.

4. 1st LO VCO - The 1st LO VCO is located on the 1st and 3rd LO PC board. It is recommended to read the circuit description of the VCO before troubleshooting (paragraph 3.3.8). The frequency of the oscillator, Q1, is controlled by the band select code and the tuning voltage. The correct VCO output frequency can be found by adding 42.91 MHz to the tuned frequency in Table 4-17 and multiplying the result by 4.

Figure 4-18. Phase Detector Timing Diagram

MAINTENANCE WJ-8718 HF RECEIVER

4.7.18.3 1st LO Synthesizer Supplementary Troubleshooting Data

The following Supplementary Troubleshooting Data is used in conjunction with the Troubleshooting Tests above as an aid in correcting 1st LO Synthesizer faults.

- 3. Figure 5-26. 1st LO Synthesizer Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines
- 5. Paragraph 4.8.2.l. 1st LO Synthesizer Alignment

4.7.19 2nd LO SYNTHESIZER TESTING AND TROUBLESHOOTING

2nd LO Synthesizer Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Frequency Counter, wideband Oscillocope, and RF Voltmeter (Table 4-2) are required to perform the tests outlined below.

4.7.19.1 2nd LO Synthesizer Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.19.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Disconnect connector W4P4 from A2Jl.
- 3. Connect the Frequency Counter to P4.
- 4. Energize the receiver and tune to 00.00000 MHz. The Frequency Counter should indicate 32.21 MHz.
- 5. Tune the receiver to 00.00999 MHz. The Frequency Countershould indicate 32.20 MHz.
- 6. Disconnect the Frequency Counter and connect the RF Voltmeter and 50 Ω probe to W4P4. The Voltmeter should indicate 0 dBm \pm 2 dBm.
- 7. Deenergize the receiver and disconnect test equipment. Reconnect P4.

4.17.19.2 2nd LO Synthesizer Fault Isolation

2nd LO Synthesizer Fault Isolation includes Troubleshooting Tests to aid in isolating a fault to a defective stage or circuit. Supplementary Troubleshooting Data is provided in paragraph 4.7.19.3 to aid in tracing the fault to a defective component or connection.

WJ-8718 HF RECEIVER **MAINTENANCE**

- 1. Determine which of the phase lock loops is causing the problem. When the problem loop is determined, troubleshoot as described below.
	- a. 32 MHz Loop Proper operation of this loop assures a 32 MHz signal to be found on the transistor case (or collector) of Q1. If not, proceed to Step b below.
	- b. Programmable Loop Proper operation of this loop assures a 200 kHz signal at pin 1 of U6 when the receiver is tuned to 15.00999 MHz and a 210 kHz signal at pin 1 of U6 when the receiver is tuned to 15.00000 MHz. Illumination of LED CR1 assures a faulty loop. If a problem is not detected, proceed to step c below.
	- c. Output Loop Troubleshooting this loop is required when no problems exist in the two loops tested above and 32.30 to 32.21 MHz is not seen at module pin B15. If so, proceed to Step 3.
- 2. 32 MHz Loop
	- a. U3 and U2 U3 is a divide-by-2 counter. The time for two input waveforms at pin 3 of U3 equals the time for one output waveform at pin 5 of U3. If not, determine that the input levels are correct for TTL (Jow state less than 0.8 V, high state greater than 2.0 V). If these levels do exist and the output is not correct, replace U3. U2 is a divide-by-16 counter. The time for 16 input waveforms at pin 8 of U2 equals the time for one output waveform at pin 12 of U2. If not, replace U2.
	- b. Assure proper operation of phase detector UI. Check 1 MHz reference at pin 1 of UI. If wrong or no signal, troubleshoot Time Base circuits. A working voltage may vary from 2.0 to 3.5 Vdc (at pin 8 of U1).
	- c. Vary capacitor C51 (inside shielded unit) until 2.7 Vdc (nominal) is seen at test point E1, when the tuning tool is withdrawn from the shield.
- 3. Programmable Loop
	- a. U19, U17 and U6 The time for one waveform at pin 5 of U19 equals 10 waveforms at pin 6 of U19. If not, replace U19. The time for one waveform at pin 12 of U17 equals 10 waveforms at pin 8 of U17. If not, replace U17. The time for one waveform at pin 7 of U16 equals 10

waveforms at pin 15 of U16 (difficult to read with scope since frequency at pin 15 varies from 200 - 210 MHz). If not, replace U16.

- b. Operation of $\div 100/ \div 101$ prescaler Tune the receiver to 15.00999 MHz. The time for 10 input waveforms at pin 2 of U14 equals one output waveform at pin 11 of U14. If not, replace U14.
- c. Operation of Counters Tune the receiver to 15.00000 MHz. This sets all inputs (A, B, C, and D) to U7, U8 and U9 with 0 Vdc. Using a frequency counter with an input impedance of greater than 1000 Ω , the following frequencies in Table 4-18 should be found at the corresponding pins. If not, replace that IC.
- d. Phase Detector U12 Check for 10 kHz signal at Pin 1 of U12. If incorrect or no signal, troubleshoot Time Base Circuits. Compare inputs (pins 1 and 3) and outputs 2 and 13 to Figure 4-20 of the 1st LO Troubleshooting Test.
- e. Tune the receiver to 15.00499 MHz. Spread or compress the turns of coil L8 until 4.0 Vdc is seen at test point E3. Recheck the voltage at test point E3 to be certain that it remains between +2.0 Vdc and 6.5 Vdc as the receiver is tuned from 15.00000 to 15.00999 MHz.
- f. If the problem appears to be in the VCO, read Section III, paragraph 3.3.8, then troubleshoot.
- 4. Output Loop
	- a. Measure the frequency of the output at module pin B15. If no signal is present, there is a problem in the VCO or its output amplifier. Check gate 1 of Q3 (pin 3) for signal. If there is none, the problem is with the VCO circuit of Q6. If the signal is there, the problem is in the circuit of amplifier Q3. If the signal is present at pin B15, adjust C61 to bring it as close as practical to 32.300 MHz.
	- b. With the VCO very near 32.200 MHz, check the signals at pins 1 and 3 of U6. Both should be TTL level signals of approximately 200 kHz (that is low less than 0.8 V and high greater than 2.0 V). If the wrong signal is at pin 1. troubleshoot the programmable loop Step 3; if the wrong signal is at pin 3, proceed below.
	- c. Check the base of Q2. The signal there should be roughly sinusoidal and about 0.5 V p-p. If so, the problem is in the circuits of U14 and U5.

WJ-8718 HF RECEIVER

IC PIN	FREQUENCY	IC PIN	FREQUENCY
U7 Pin 14	2.09 MHz	$U9$ Pin 3	1.05 MHz
U7 Pin 13	100 kHz	U9 Pin 13	130 kHz
U8 Pin 4	100 kHz	U10 Pin 14	130 kHz
U8 Pin 13	10 kHz	U10 Pin 12	10 kHz
U9 Pin 14	2.09 MHz	U10 Pin 11	10 kHz

Table 4-18. 2nd LO Frequency Chart

- d. Because of the low signal levels at the inputs of U4 and U5, signal tracing is difficult. The signal at U4 pin 1 should be 32.2 MHz, at U4 pin 7 should be 32.0 MHz, and at U5 pins 1 and 2 should be 200 kHz. Grounding of the scope probe is critical if the true signal is to be isolated. It is more likely that careful visual inspection of these circuits and a few voltage checks will be useful. The voltage at pins 1 and 2 of U15 will be approximately +5 V and must be equal within 0.2 Vdc. If they differ by more than this, replace U4. If the 200 kHz at pins 1 and 2 of U5 can be measured, the output at pin 6 should be amplified by about 10 times from that level. There may be some distortion present at the output of U5 which is reduced at the base of Q2.
- e. If the signals at Pins 1 and 3 of U6 both appear correct, compare its outputs at Pins 2 and 13 with those of Figure 4-19. If these appear correct the problem must be in the amplifier section of U6 pins 8 and 9 and its connection to the VCO.

4.7.19.3 2nd LO Synthesizer Supplementary Troubleshooting Data

The following Supplementary Troubleshooting Data is used in conjunction with the Troubleshooting Tests above as an aid in correcting 2nd LO Synthesizer faults:

- l. Figure 6-17. 2nd LO Synthesizer Schematic Diagram
- 2. Paragraph 3.3.6. 2nd LO Synthesizer Circuit Description
- 3. Figure 5-27. 2nd LO Synthesizer Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines
- 5. Paragraph 4.8.2.2. 2nd LO Synthesizer Alignment

4.7.20 3rd LO SYNTHESIZER TESTING AND TROUBLESHOOTING

3rd LO Synthesizer Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Frequency Counter, wideband Oscilloscope, and RF Voltmeter (Table 4-2) are required to perform the tests outlined below.
MAINTENANCE WJ-8718 HF RECEIVER

4.7.20.1 3rd LO Synthesizer Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.20.2 for fault isolation.

- 1. Deenergize the receiver.
- 2. Disconnect connector W6Pl0 from J7.
- 3. Connect the Frequency Counter to W6Pl0.
- 4. Energize the receiver. The Frequency Counter should indicate 11.155 MHz.
- 5. Disconnect the Frequency Counter and connect the RF Voltmeter and 50 Ω probe to W6P10. The Voltmeter should indicate -6 dBm ± 2 dBm.
- 6. Deenergize the receiver and disconnect test equipment. Reconnect W6Pl0.

4.7.20.2 3rd LO Synthesizer Fault Isolation

3rd LO Synthesizer Fault Isolation includes Troubleshooting Tests to aid in isolating a fault to a defective stage or circuit. Supplementary Troubleshooting Data is provided in paragraph 4.7.20.3 to aid in tracing the fault to a defective component or connection.

- 1. Assure all inputs to the 3rd LO circuitry are correct. If not, troubleshoot Time Base circuits.
	- a. 50 kHz signal at pin 11 of U21.
	- b. 10 kHz signal at pin of U21.
- 2. Operation of $U21$ The time for two input waveforms at Pin 3 of U21 equals one output waveform at pin 5 of U21. If not, replace U21.
- 3. Operation of U22 Observe inputs (pins 1 and 3) and output voltage (pins 2 and 13) and compare to Figure 4-18. If a difference exists, replace U22. A normal value for the output (pin 8) is 2.0 to 3.0 Vdc.
- 4. Proper alignment of C33 assures an approximate 2.75 Vdc at pin 8 of U22.
- 5. If problems lead to the VCO, read paragraph 3.3.8 in the Circuit Description Section and troubleshoot.

4.7.20.3 3rd LO Synthesizer Supplementary Troubleshooting Data

The following Supplementary Troubleshooting Data is used in conjunction with the Troubleshooting Tests above as an aid in correcting 3rd LO Synthesizer faults.

- 1. Figures 6-15, 6-16. 3rd LO Synthesizer Schematic Diagram
- 2. Paragraph 3.3.4. 3rd LO Synthesizer Circuit Description
- 3. Figure 5-26. 3rd LO Synthesizer Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines
- 5. Paragraph 4.8.2.4. 3rd LO Synthesizer Alignment

4.7.21 BFO SYNTHESIZER TESTING AND TROUBLESHOOTING

BFO Synthesizer Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Frequency Counter and wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.21.1 BFO Synthesizer Checkout Procedure

Perform the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.21.2 for Fault Isolation.

- 1. Deenergize the receiver.
- 2. Disconnect connector W7Pll from J8.
- 3. Connect the Frequency Counter to W7Pll.
- 4. Energize the receiver and select CW Mode. Set the BFO offset to +0.0 kHz. The Frequency Counter should read 455.000 kHz.
- 5. Set the BFO Offset first to +8.9 kHz and then to -8.9 kHz. The Frequency Counter should read 463.900 kHz and 446.1 kHz respectively.
- 6. Disconnect the Frequency Counter and reconnect W7Pll to J8.
- 7. Connect the Oscilloscope input to A4TP15 using a shielded cable with clip leads on one end. Connect cable shield to the IF Motherboard ground plane. The Oscilloscope should display a level of \sim 120 mV p-p at \sim 446.1 kHz.
- 8. Deenergize the receiver and disconnect test equipment.

4.7.21.2 BFO Synthesizer Fault Isolation

BFO Synthesizer Fault Isolation includes Troubleshooting Tests to aid in isolating a fault to a defective stage or circuit. Supplementary Troubleshooting Data is provided in paragraph 4.7.21.3 to aid in tracing the fault to a defective component or connection.

- 1. Set front panel BFO thumbwheel switches to "+0.0".
- 2. Programmable Circuits Use this procedure when a 1 kHz signal is not seen entering the phase detector, pin 3 of U9.

a. The frequencies in Table 4-19 should be found at the corresponding IC pins. If a problem is detected, troubleshoot and/or replace the IC from which the signal originates.

IC	PIN	FREQ	IC	PIN.	FREQ	IC	PIN	FREQ
U1	$\overline{2}$	910 kHz	U2	$\boldsymbol{2}$	91 kHz	U3	$\boldsymbol{2}$	9 kHz
U1	3	2.275	U2	$\mathbf 3$	228 kHz	U3	$\mathbf{3}$	23 kHz
U1	4	$\bf{0}$	$\mathbf{U}2$	$\overline{\mathbf{4}}$	455 kHz	U3	4	46 kHz
U1	66	455 kHz	U ₂	$\bf 6$	46 kHz	U3	6	5 kHz
U1	7	455 kHz	$\mathbf{U}2$	7	46 kHz	U3	7	5 kHz
U1	11	1 kHz	U ₂	11	1 kHz	U3	11	1 kHz
U1	14	4.55 MHz	U ₂	14	4.55 MHz U3		14	4.55 MHz
U4	$\boldsymbol{2}$	1 kHz	U5	$\boldsymbol{2}$	1 kHz	U6	10	27 kHz
U ₄	3	kHz 3	U ₅	4	1 kHz	U ₆	11	24 kHz
U4	$\boldsymbol{4}$	5 kHz	U ₅	5	5 kHz	U ₆	12	12 kHz
U ₄	6	kHz	U5	$\bf 6$	5 kHz	U6	13	13 kHz
U ₄	$\overline{7}$	1 kHz	U6	$\mathbf{1}$	5 kHz	U7	$\mathbf{1}$	455 kHz
U ₄	11	1 kHz	U6	$\overline{2}$	46 kHz	U7	$\boldsymbol{2}$	455 kHz
U ₄	14	4.55 MHz	U ₆	$\overline{3}$	12 kHz	U7	$\overline{\mathbf{4}}$	910 kHz
U ₅	8	27 kHz	U ₆	$\overline{4}$	228 kHz	U7	5	2.275 kHz
U ₅	$9\,$	9 kHz	U6	5	455 kHz	U7	6	455 kHz
U ₅	10	23 kHz	U6	66	24 kHz	U7	8	4.55 kHz
U ₅	12	46 kHz	U6	8	1 kHz	U7	9	4.55 kHz
U5	13	91 kHz	U6	9	1 kHz	U8	$\overline{2}$	1 kHz

Table 4-19. BFO Frequency Chart

- 3. Phase Detector U9
	- a. 1 kHz signal should be seen at pin 1 of U9. If not, troubleshoot Time Base circuits.
	- b. A voltage level of roughly 1.25 Vdc should be seen at pin 10 of U9. If not, replace U9.
	- c. Adjust capacitor C8 until a 2.7 Vdc level is seen at module pin 7.
- 4. Amplifier Q2 and Sine Wave to TTL Converter Q3 should be troubleshot when the signal from the VCO through capacitor C10 is not amplified at the collector of Q3. Refer to the circuit description for these circuits, Section 3.
- 5. Output Divider U10 Use Table 4-20 below to check the operation of U10 with the BFO thumbwheel settings set to "+0.0".

Table 4-20. Output Divider UI0 Frequency Chart

4.7.21.3 BFO Synthesizer Supplementary Troubleshooting Data

The following Supplementary Troubleshooting Data is used in conjunction with the Troubleshooting Test above as an aid in correcting BFO Synthesizer Faults.

1. Figure 6-18. BFO Synthesizer Schematic Diagram

- 2. Paragraph 3.3.5. BFO Synthesizer Circuit Description
- 3. Figure 5-28. BFO Synthesizer Location of Components
- 4. Paragraph 4.7.23. Parts Replacement Guidelines
- 5. Paragraph 4.8.2.6. BFO Synthesizer Alignment

4.7.22 TIME BASE TESTING AND TROUBLESHOOTING

Time Base Testing and Troubleshooting includes a checkout procedure and fault isolation information. A Frequency Counter and a wideband Oscilloscope (Table 4-2) are required to perform the tests outlined below.

4.7.22.1 Time Base Checkout Procedure

Perfom the following procedure in the sequence given. If any specified result is not obtained, refer to paragraph 4.7.22.2 for Fault Isolation.

- 1. Deenergize the receiver.
- 2. Connect the Frequency Counter input to A5XA1 pin A9 using a short coaxial cable with clip leads on one end. Connect cable shield to Motherboard ground plane.
- 3. Energize the receiver. The Frequency Counter should read 1.000000 MHz ±3 Hz.
- 4. Move the Frequency Counter clip lead to A5XA1 pin A47. The Frequency Counter should read 10.000 kHz ±1 Hz.
- 5. Move the Frequency Counter clip lead to A5XA1 pin A53. The Frequency Counter should read 1.000 kHz ±1 Hz.
- 6. Move the Frequency Counter clip lead to test point A5AIA2 pin E6. The Frequency counter should read 40.000 kHz ±1 Hz.
- 7. Deenergize the receiver and disconnect test equipment.

4.7.22.2 Time Base Fault Isolation

Time Base Fault Isolation includes Troubleshooting Tests to aid in isolating a fault to a defective stage or circuit. Supplementary Troubleshooting Data is provided in paragraph 4.7.22.3 to aid in tracing the fault to a defective component or connection.

Using the internal frequency source, the frequencies in Table 4-21 should be found at the corresponding IC pins. A Digital Counter is the recommended method to check the frequencies, however, an Oscilloscope may be used remembering the time for one input waveform is proportional to the time for one output waveform by the dividing ratio of the IC.

Table 4-21. Time Base Frequency Chart

4.7.22.3 Time Base Supplementary Troubleshooting Data

The following list of Supplementary Troubleshooting Data is used as an aid in correcting Time Base faults.

1. Figures 6-15, 6-16. 1st and 3rd LO Synthesizer/Time Base Schematic Diagram

- 2. Paragraph 3.3.3. Time Base Circuits Description
- 3. Figure 5-26. 1st and 3rd LO Synthesizer/Time Base Location of **Components**
- 4. Paragraph 4.7.23. Parts Replacement Guidelines
- 5. Paragraph 4.8.2.5. 2 MHz Time Base Alignment

4.7.23 PARTS REPLACEMENT GUIDELINES

This paragraph provides techniques to assist the Technician in replacing components on PC boards.

WARNING

To prevent electrical shock or damage to the receiver, always disconnect the receiver from the ac power source before soldering or replacing components.

4.7.23.1 Soldering Techniques

When removing components from a printed circuit board for inspection or replacement, be especially careful not to damage the track. The soldering iron power should be no larger than 40 W, and a solder sipper or wicking procedure should be employed when removing solder. Non-corrosive soldering flux should be used when removing solder by wicking. In returning components to the board, make sure that holes are clear and that leads do not catch the edge of the track and lift it from the board. A good grade of rosin core 60/40 solder should be used. Heat no longer than is necessary to achieve a good joint. A heat sink should be used where possible.

4.7.23.2 Component Replacement

Specific guidelines for replacing the various kinds of components are as follows.

- 1. When soldering or unsoldering diodes or resistors, solder quickly to allow as little heat conduction as possible. When wiring permits, use a heat sink between the soldering iron and the part.
- 2. When soldering or unsoldering transistors, use a low wattage iron and a heat sink. Solder as quickly as possible. The use of a circular soldering tip to heat all three or four joints simultaneously is recommended.
- 3. When soldering or unsoldering glass or ceramic capacitors, use a heat sink between the capacitors and the iron. Excessive heat will crack the capacitor body.
- 4. When any electronic part is removed, note the position of the part and its leads, and replace it the same way.

4.7.23.3 Realignment

Replacement of semiconductors or tuned circuit components may affect the alignment of the PC board being repaired. Realignment may be necessary to return the PC board to normal operation.

4.8 ADJUSTMENT/ALIGNMENT PROCEDURES

4.8.1 GENERAL

The following Adjustment and Alignment Procedures should not be performed on a routine basis, but instead, should be used as aids in troubleshooting and post-repair testing. Before alignment is attempted, the technician should first perform the relevant procedures to '.

determine which module needs alignment. These procedures may be used for testing or aligning new and repaired modules.

4.8.2 SYNTHESIZER ALIGNMENT

4.8.2.1 1st LO Synthesizer Alignment

The only alignment points for the 1st LO Synthesizer are in the 1st LO VCO (A5A1A1) which is a very sensitive circuit; care must be taken to ensure proper operation. This procedure should be performed only when a definite alignment is needed. Table 4-22 lists the components and their parameters used in this alignment procedure.

- 1. Mount the 1st and 3rd LO on an extender card.
- 2. Remove the VCO front plate.
- 3. Connect a Digital Voltmeter to module pin B1.
- 4. Align the VCO from band 0 to band 7. As suggested in Table 4-22, components L2, L3, and L4 align the VCO in more than one band.
- 5. Align each VCO band monitoring the voltage at module pin BI. Then check the 1st LO frequency band (test point E3 in the VCO) while dialing the tuned frequency in 10 kHz steps starting with 00.00000 MHz.

Table 4-22. VCO Alignment Parameters

* Factory Select Value

4.8.2.2 2nd LO Synthesizer Alignment (A5A2)

The 2nd LO Synthesizer procedure consists of a 32 MHz Loop Alignment, a Programmable Loop Alignment, and an Output Loop Alignment. Perform the procedure in the given sequence.

WJ-8718 HF RECEIVER

CAUTION

For optimum results, the 2nd LO Synthesizer Alignment should be performed in an ambient temperature of $+25^{\circ}$ C $\pm 5^{\circ}$ C.

- 1. Preliminary Setup
	- a. Remove the top protective cover from the receiver.
	- b. Mount the 2nd LO Synthesizer board $(A5A2)$ on an extender card.
	- c. Energize the receiver and allow 30 minutes warm-up time.
	- d. Using a Digital Voltmeter, verify that +15 Vdc ±0.25 Vdc is present at pins B5, B41, and A59, and that +5 Vdc ±0.25 Vdc is present at pins AI, B1, and B45.
	- e. Using a Frequency Counter, verify that the 1 MHz reference frequency at pin B49 is 1.000000 MHz and that the 10 kHz reference frequency at pin A57 is 10.000 kHz.

NOTE

If the two reference frequencies are not correct, perform the Time Base Adjustment Procedure before proceeding with the 2nd LO Synthesizer Alignment.

- 2. 32 MHz Loop Alignment
	- a. Connect the Digital Voltmeter to test point E1.
	- b. Adjust capacitor C51 until a Voltmeter reading of +3.0 Vdc is observed with the alignment tool withdrawn from the VCO shield.
- 3. Programmable Loop Alignment
	- a. Connect the Digital Voltmeter to test point E3.
	- b. Tune the receiver to 00.00499 MHz.
	- c. Insert an alignment tool in the VCO shield opening and spread or squeeze the turns of L8 until a Voltmeter reading of +4.0 Vdc is observed with the alignment tool withdrawn from the VCO shield.
- 4. Output Loop Alignment
	- a. Connect the Digital Voltmeter to test point E2.
	- b. Tune receiver to 00.00499 MHz.
	- c. Adjust capacitor C61 until a Voltmeter reading of +3.0 Vdc is observed with the alignment tool withdrawn from the VCO shield.
	- d. Using the Frequency Counter, verify that a frequency of 32.205010 MHz ±3 Hz is present at output pin B15.
- 5. Final Adjustments
	- a. Deenergize the receiver.
	- b. Remove the 2nd LO Synthesizer board from the extender card and return it to the receiver.
	- c. Mount the top protective cover on the receiver (use only four fasteners to secure the top cover).
	- d. Energize the receiver and allow it to operate for a minimum of 30 minutes.
	- e. Tune the receiver to 00.00499 MHz.
	- f. With the receiver in operation, remove the bottom protective cover.
	- g. Using the Digital Voltmeter, check the Loop Test Point Voltages as indicated in Table 4-23.

Parameter	Pin Number	Test Point Voltage
32 MHz Loop TP	$A5XA2-B57$	$+3$ Vdc ± 0.1 Vdc
Programmable Loop TP	$A5XA2 - A51$	$+4$ Vdc ± 0.1 Vdc
Output Loop TP	$A5XA2 - A55$	$+3$ Vdc ± 0.1 Vdc

Table 4-23. Loop Test Point Voltages

NOTE

Test Point Voltages may drift from initial settings. If any Test Point Voltage is not within tolerance, repeat the appropriate loop alignment procedure. Set the Test Point Voltage(s) high or low as required to compensate for any drift observed in Step g. Do not proceed to Step h until the voltages in Table 4-23 are observed after the receiver has been in operation for 30 minutes with both covers in place.

WJ-8718 HF RECEIVER TABLE 4-24

- h. Using the Frequency Counter, verify that a frequency of 32.2005010 MHz ± 3 Hz is present at pin A5XA2-B15.
- i. Tune the receiver first to 00.00000 MHz and then to 00.00999 MHz. The appropriate Loop Test Point Voltages and the 2nd LO Output Frequency are given in Table 4-24.

Table 4-24. 2nd LO Synthesizer Tuning Parameters

- j. Mount the top protective cover on the receiver.
- k. This completes the 2nd LO Synthesizer Alignment Procedure.

4.8.2.3 2nd LO Filter Adjustment

- 1. Deenergize the receiver.
- 2. Disconnect connector P4 from A2J1 of Input Converter (A3).
- 3. Connect the RF Voltmeter and 50 Ω adapter to P4.
- 4. Set Voltmeter to 0 dBm (0.3 mY) scale and energize the receiver.
- 5. Adjust A5C13 for maximum Voltmeter reading. A5C13 is located on the bottom side of the Synthesizer Motherboard (A5) near the front panel of the receiver.

4.8.2.4 3rd LO Synthesizer Alignment

- 1. Deenergize the receiver.
- 2. Mount the 1st and 3rd LO Synthesizer (ASA1A2) on extender cards and connect the Digital Voltmeter to Pin 8 of U22.
- 3. Energize the receiver. Adjust capacitor C33 until a reading of 3.0 Vdc is seen on the Voltmeter.
- 4. Deenergize the receiver and disconnect Digital Voltmeter.

4.8.2.5 2 MHz Time Base Adjustment

NOTE

Before performing the following adjustment, the receiver should have been in operation for at least one hour at normal operation temperature to allow the circuit to stabilize.

- 1. Deenergize the receiver.
- 2. Mount 1st and 3rd LO Synthesizer (ASA1A2) on extender cards.
- 3. Connect the Digital Counter to rear panel 1 MHz Ref connector J11.
- 4. Set the Clock switch S2 to INT position.
- 5. Energize the receiver. Allow at least a 5 minute warm-up to stabilize the circuits. (This assumes power was not off more than 5 minutes to make the cable connections.)
- 6. While observing the Counter display, adjust 2 MHz Crystal Oscillator (U14) for a reading of 1.000000 MHz ±3 Hz.
- 7. Deenergize the receiver and disconnect Digital Counter. Replace A5A1A2 board into the proper slots.

4.8.2.6 BFO Synthesizer Alignment

Two alignments are required for the BFO Synthesizer (A5A3). Capacitor C8 and resistor R1 are interdependent and must be aligned simultaneously.

- 1. Mount the BFO Synthesizer board on extender cards.
- 2. Adjust C8 until the closest reading to 3.0 Vdc is seen at module pin 7.
- 3. Adjust Rl until the voltage difference between gate to source of Q4 (Pins 3 and 2) is 0 Vdc. (The voltage from gate to ground and from source to ground will be approximately 1.2 Vdc.)
- 4. Adjust C8 again until the closer reading to 3.0 Vdc is seen at module pin 7.

4.8.3 RECEIVER ALIGNMENT

4.8.3.1 Input Converter Alignment

1. Deenergize the receiver and loosen the two (2) captivated screws holding the A3 module to the chassis. Pull the A3 module out and remove its cover. Connect test equipment as shown in Figure 4-19. Be careful that Input Converter does not short to the adjacent power supply circuitry.

2. Set receiver controls as follows:

- 3. Energize the receiver.
- 4. Set the Signal Generator to -97 dBm, unmodulated at 15.0050 MHz. Tune receiver to 15.00500 MHz.
- 5. While observing RF Voltmeter, adjust C3 of A3A1 and C1 of A3A2 for a maximum meter reading of approximately -15 dBm $(40 \, \text{mV}).$
- 6. Deenergize the receiver and disconnect test equipment.
- 7. Replace the cover on the Input Converter (A3). Install the Input Converter in chassis.

Figure 4-19. Input Converter Alignment,Test Setup

4.8.3.2 10.7 MHz Filter Switch Adjustment

- 1. Deenergize ,the receiver.
- 2. Connect the test equipment as shown in Figure 4-20. Set the Generator for 10.700 MHz, unmodulated, at -50 dBm.
- 3. Remove A4A1 and A4A2 boards.

NOTE

A4A2 is removed to eliminate loading.

- 4. Place A4A1 on an extender card.
- 5. Energize the receiver.
- 6. Depress the 3.2 kHz IF Bandwidth button and adjust A4A1R7 for a -36 dBm (3.5 mV) RF Voltmeter reading.

NOTE

If -36 dBm cannot be obtained, adjust for maximum dBm reading. Record this reading.

- 7. Depress the 6 kHz IF Bandwidth button and adjust A4A1R39 for the same dBm reading obtained in step 6.
- 8. Depress the 16 kHz IF Bandwidth button and adjust A4A1R39 for the same dBm reading obtained in step 6.
- 9. Deenergize the receiver and disconnect test equipment.
- 10. Install A4A2 and A4A1 into the proper slots.

Figure 4-20. 10.7 MHz Filter Switch Adjustment, Test Setup

WJ-8718 HF RECEIVER FIGURE 4-20a

4.8.3.2a 10.7 MHz Filter Switch Adjustment (REVISION E)

- 1. Disconnect P28, 10.7 MHz input to IF strip (at jack A2]2 of Input Converter). Feed 10.7 MHz unmodulated signal at -50 dBm level, into P28 or TPl input of IF motherboard as shown in Figure 4-20a.
- 2. Remove card A4A2 and set A4Al on extender card.
- 3. Connect input of RF Voltmeter, terminated in 50Q to TP2.
- 4. Depress the 3.2 kHz Bandwidth button and adjust R26 for a -36 dBm reading.
- 5. Depress the 6 kHz Bandwidth button and adjust R28 for a -36 dBm reading.
- 6. Depress the 16 kHz Bandwidth button and adjust R30 for a -36 dBm reading.

Figure 4 -20a. Test Setup, 10. 7 MHz Filter Switch Adjustment

WJ-8718 HF RECEIVER

 \sim α

THIS PAGE LEFT BLANK

e ti

地域上により新規によって、各地

 $\frac{1}{2}$

WJ-8718 HF RECEIVER NOTES AND THE MAINTEN ANCE

4.8.3.3 455 kHz Amplifier/AM Detector Response Alignment

- 1. Deenergize the receiver.
- 2. Remove cards A4A3 and A4A10. Place A4A7 on an extender card.
- 3. Connect the test equipment as shown in Figure 4-21.

4. Set up the Sweep Generator as follows:

5. Set up the Marker Generator for a 455 kHz output, unmodulated, at -80 dBm.

6. Set the receiver controls as follows:

- 7. Energize the receiver. Adjust Sweep Generator Frequency control to center the response pattern on the Oscilloscope screen.
- 8. Adjust A4A17L2 and A4A7L3 for an Oscilloscope waveform which has maximum amplitude and is symmetrical about the marker. See Figure 4-22 for a typical waveform.

9. Deenergize the receiver and disconnect test equipment.

10. Install A4A3 and A4A10 cards in the proper card slots.

Figure 4-21. 455 kHz Amplifier/AM Detector Response Alignment, Test **Setup**

WJ-8718 HF RECEIVER FIGURE 4-23

4.8.3.4 455 kHz Amplifier/AM Detector Gain Adjustment

1. Connect the test equipment as shown in Figure 4-23.

2. Set the receiver controls as follows:

- 3. Energize the receiver.
- 4. Set the RF Voltmeter to the 100 mV scale.
- 5. Set the Signal Generator to 15.0050 MHz, unmodulated at -97 dBm $(3 \mu V)$. Also tune receiver to 15.00500 MHz.
- 6. Adjust A4A7R7 for a 40 mV reading on the RF Voltmeter.
- 7. Deenergize the receiver and disconnect test equipment.

4.8.3.5 USB Filter Switch and ISB/LSB Filter Switch Adjustment

The purpose of this adjustment is to equalize the output levels of A4A4 and A4A5.

- 1. Deenergize the receiver.
- 2. Connect the RF output of the Signal Generator to RF Input connector A2Jl.
- 3. Put A4A5 on an extender card and A4A4 on two extender cards.
- 4. Set the receiver controls as follows:

- 5. Energize the receiver.
- 6. Tune the receiver to 15.00500 MHz and set the Signal Generator to a 15.0050 MHz unmodulated signal.
- 7. Adjust the Signal Generator output level until the Signal Strength meter reads the SET level.
- 8. Change the Signal Generator frequency to 15.0054 MHz and receiver detection mode to USB.
- 9. Adjust potentiometer A4A4Rll until the meter reads the set level or until Rll is. at its maximum setting, whichever occurs first. Record the meter level.
- 10. Change the Signal Generator frequency to 15.0046 MHz and receiver detection mode to LSB.
- 11. Adjust potentiometer A4A5Rll until the meter reads the level obtained in step 8. If the step 8 level cannot be obtained, set A4A5Rll at its maximum setting, record the meter reading, and perform steps 11 and 12.
- 12. Change the Signal Generator frequency to 15.0054 MHz and receiver detection mode to USB.
- 13. Adjust potentiometer A4ARll until the meter reads the level obtained in step 10.
- 14. Deenergize the receiver and disconnect test equipment.

4.8.3.6 ISB Detector/ Audio Adjustment

1. Deenergize the receiver and connect the equipment as shown in Figure 4-24.

WI-8718 HF RECEIVER MAINTENANCE

4. 8.3.5a USB Filter Switch (REVISION G) and ISB/LSB Filter Switch (REVISION E) Adjustment.

- 1. Deenergize receiver.
- 2. Connect the RF output of the Signal Generator to RF Input connector A2Jl.
- 3. Put A4A5 on an extender card and A4A4 on two extender cards.
- 4. Set receiver controls as follows:
	- a. Meter b. Gain Mode c. Detection Mode - Signal Strength - Manual - AM - Maximum Clockwise
	- d. RF Gain
	- e. Phone Level
	- f. IF Bandwidth g. BFO offset
- Midway
- 16 kHz
- N/A
- 5. Energize receiver.
- 6. Tune receiver to 15. 00500 MHz and set the Signal Generator to a 15. 0050 MHz unmodulated signal.
- 7. Adjust the Signal Generator output level until the Signal Strength meter reads the SET level.
- 8. Change the Signal Generator frequency to 15.0054 MHz and receiver detection mode to USB.
- 9. Adjust potentiometer A4A4R23 until the meter reads the set level or until Rll is at its maximum setting, whichever occurs first. Record the meter level.
- 10. Change the Signal Generator frequency to 15.0046 MHz and receiver detection mode to LSB.
- 11. Adjust potentiometer A4A5R23 until the meter reads the level obtained in step 8. If the step 8 level cannot be obtained, set A4A5R23 at its maximum setting, record the meter reading, and perform steps ¹¹ and 12.
- 12. Change the Signal Generator frequency to 15.0054 MHz and receiver detection mode to USB.

- 13. Adjust potentiometer A4AR23 until the meter reads the level obtained in step 10.
- 14. Deenergize receiver and disconnect test equipment.

4-80b (PRODUCT IMPROVEMENT)

WJ-8718 HF RECEIVER FIGURE 4-24

2. Set the receiver controls as follows:

- 3. Energize the receiver.
- 4. Set the Signal Generator to a -105 dBm unmodulated signal at 15.0054 MHz. Also tune the receiver to 15.00500 MHz.
- 5. With equipment connected properly, a 400 Hz audio output of \sim 26 V p-p should be seen on the Oscilloscope.
- 6. Adjust the Phone Level gain control on the front panel for the maximum Oscilloscope waveform, without clipping or distortion present. Record this reading. This is the Upper Sideband signal.
- 7. Change the Signal Generator frequency to 15.0046 MHz.
- 8. Connect the Oscilloscope to the ring on the phone jack. This is the Lower Sideband signal.
- 9. Adjust A4A8R8 to obtain the same output obtained in step 5 above, or until output is at its maximum.
- 10. If the same level as in step 5 cannot be obtained, repeat steps 1 through 8, with the exception of lowering the Phone Level gain control slightly each time, so that step 5 (USB) and step 8 (LSB) waveforms are the same.
- 11. Deenergize the receiver and disconnect test equipment.

Figure 4-24. ISB Detector/Audio Adjustment, Test Setup

4.8.3.7 FM Discriminator Alignment

- 1. Deenergize the receiver.
- 2. Remove cards A4A7, A4A9, and A4A10.
- 3. Put A4A9 on an extender card.
- 4. Connect the test equipment as shown in Figure 4-25.

5. Set up the Sweep Generator as follows:

- 6. Set up the Marker Generator for a 455 kHz output, unmodulated, at -25 dBm.
- 7. Set the receiver controls as follows:

- 8. Energize the receiver. Adjust Sweep Generator Frequency control to center the response pattern on the Oscilloscope screen.
- 9. Adjust A4A9L1 and A4A9T1 for an Oscilloscope waveform which has maximum amplitude and is symmetrical and linear about the marker. See Figure 4-26 for a typical waveform.
- 10. Deenergize the receiver.
- 11. Disconnect the test equipment and install A4A7, A4A9, and A4A10 boards into the proper slots.

WJ-8718 HF RECEIVER FIGURE 4-25

FIGURE 4-26

Figure 4-25. FM Discriminator Alignment, Test Setup

Figure 4-26. FM Discriminator Alignment, Typical Response

MAINTENANCE

4.8.4 LED INTENSITY ADJUSTMENT

The intensity of the front panel Frequency Display can be varied by potentiometer R2, which is located inside the front panel on the left side of the Frequency Display LED's. Turning R2 clockwise increases the LED intensity.

SECTION V

REPLACEMENT PARTS LIST

5.1 UNIT NUMBERING METHOD

The unit numbering method of assigning reference designations (electrical symbol numbers) has been used to identify assemblies, subassemblies (and modules) and parts. An example of the unit numbering method follows:

Subassembly Designation A1 R1 Class and No. of Item

Identify from right to left as: $First (1)$ resistor (R) of

first (1) subassembly (A)

As shown on the main chassis schematic, components which are an integral part of the main chassis have no subassembly designation.

5.2 REFERENCE DESIGNATION PREFIX

Partial reference designations have been used on the equipment and on the illustrations in this manual. The partial reference designations consist of the class letter(s) and identifying item number. The complete reference designations may be obtained by placing the proper prefix before the partial reference designations. Reference Designation Prefixes are provided on drawings and illustrations in parentheses within the figure titles.

5.3 LIST OF MANUFACTURERS

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

REPLACEMENT PARTS LIST WITH A RECEIVER

5.4 PARTS LIST

The parts list which follows contains all electrical parts used in the equipment and echanical parts which are subject to unusual wear or damage. When ordering certain mechanical parts which are subject to unusual wear or damage. replacement parts from Watkins-Johnson Company, specify the type and serial number of the equipment and the reference designation and description of each part ordered. The list of manufacturers provided in paragraph 5.3 and the manufacturer's part number for components are included as a guide to the user of the equipment in the field. These parts may not necessarily agree with the parts installed in the equipment; however, the parts specified in this list will provide satisfactory operation of the equipment. Replacement parts may be obtained from any manufacturer as long as the physical and electrical parameters of the part selected agree with the original indicated part. In the case of components defined by a military or industrial specification, a vendor which can provide the necessary component is suggested as a convenience to the user.

NOTE

As improved semi-eonductors become available, it is the policy of Watkins-Johnson to incorporate them in proprietary products. For this reason some transistors, diodes and integrated circuits installed in the equipment may not agree with those specified in the parts list and schematic diagrams of this manual. However, the semi-conductors designated in the manual may be substituted in every case with satisfactory results.

REPLACEMENT PARTS LIST

5.5 TYPE WJ-8718 HF RECEIVER, MAIN CHASSIS

 $\chi = \lambda$

* DENOTES HIDDEN PARTS

 $\overline{}$

Figure 5-2. WJ-8718 HF Receiver, Rear View, Location of Components

REPLACEMENT PARTS LIST

 $\ddot{}$

 κ , κ , κ

MAIN CHASSIS

Figure 5-3. WJ-8718 HF Receiver, Top View, Location of Components

REPLACEMENT PARTS LIST

*** DENOTES HIDDEN PARTS**

Figure 5-4. WJ-8718 HF Receiver, Bottom View, Location of Components
REPLACEMENT PARTS LIST

 $\bar{\mathbf{x}}$

MAIN CHASSIS

5.5.1 TYPE 76240 POWER DISTRIBUTION REF DESIG PREFIX A1

Figure 5-5. Type 76240 Power Distribution (AI), Location of Components

WJ-8718 HF RECEIVER **REPLACEMENT PARTS** LIST

5.5.2 TYPE 791616 RF FILTER REF DESIG PREFIX A2

REF **REF DESCRIPTION COLLECTION PER MANUFACTURER'S MFR. RECM. DESCRIPTION PER DESIG PART NO. CODE VENDOR** C1 Capacitor, Ceramic, Disc: 0.47μ F, 20%, 100 V 2 8131M100-651-474M 72982 C2 Same as C1 C3 Capacitor, Mica, Dipped: 20 pF, 5%, 500 V 1 CM05ED200J03 81349 72136 C4 | Capacitor, Mica, Dipped: 68 pF, 2%, 500 V | 1 | CM05ED680G03 | 81349 | 72136 C5 Capacitor, Mica, Dipped: 180 pF, 2%, 500 V 3 CM05FD181G03 81349 72136 C6 | Capacitor, Mica, Dipped: 180 pF, 2%, 500 V | 3 | CM05FD181G03 | 81349 | 72136 C7 Same as C5 C8 Same as C6 C9 | Capacitor, Mica, Dipped: 27 pF, 2%, 500 V | 1 | CM05ED270G03 | 81349 | 72136 C10 Same as C6 Cll Capacitor, Mica, Dipped: 15 pF, 5%, 500 V 2 CM05CD150J03 81349 72136 C12 | Capacitor, Mica, Dipped: 200 pF, 2%, 500 V | 2 | CM05FD201G03 | 81349 | 72136 C13 | Capacitor, Mica, Dipped: 220 pF, 2%, 500 V | 1 | CM05FD221G03 | 81349 | 72136 C₁₄ Same as C₁₁ C15 Same as C12 C16 | Capacitor, Mica, Dipped: 120 pF, 2%, 500 V | 1 | CM05FD121G03 | 81349 | 72136 C17 | Capacitor, Mica, Dipped: 47 pF, 2%, 500 V | 1 | CM05ED470G03 | 81349 | 72136 CR1 Diode 2 1N4449 80131 93332 CR2 Same as CR1 E1 Connector, Termination 1 144/188 19505 J1 Connector, Receptacle: BNC Series 1 UGl094/U 80058 74868 L1 Coil, Toroidal 2 20681-186 14632 L2 Coil, Toroidal 1 20681-187 14632 L3 Same as L1 L4 Coil, Toroidal 2 20681-188 14632 L5 Coil, Toroidal 2 20681-189 14632 L6 Same as L5 L7 Same as L4 L8 Inductor 1 21209-37 14632 P1 Connector, Plug: SMC Series 1 UG1466/U 19505 R1 Resistor, Fixed, Composition: $10 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 1 RCR07G103JS 81349 01121 VR1 Diode, Zener: 6.2 V 2 1N753A 80131 04713 VR2 Same as VR1

Figure 5-6. Type 791616 RF Filter (A2), Location of Components

WJ-8718 HF RECEIVER FIGURE 5-6A

Figure 5-6A. Type 791616 Input Filter (Product Improvement) A2, Location of Components

5.5.2B Part 280093 30 MHz Low Pass Filter REF DESIG PREFIX A2A1

Figure 5-68. Part 280093 30 MHz Low Pass Filter (Product Improvement) A2Al, Location of Components

 \cdot

THIS PAGE LEFT BLANK

- --------------

Figure 5-7. Type 791592-1 Input Converter (A3), Location of Components

 $\overline{}$

WJ-8718 HF RECEIVER FIGURE 5-8

5.5.3.1 Part 34748 1st Mixer, 1st IF REF DESIG PREFIX A3A1

Figure 5-8. Part 34748 1st Mixer, 1st IF (A3Al), Location of Components 5-17

Figure 5-9. Part 34749 2nd Mixer/2nd IF Amplifier (A3A2), Location of Components

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

5.5.3.2 Part 34749 2nd Mixer/2nd IF Amplifier REF DESIG PREFIX A3A2

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

REF DESIG PREFIX A3A2

WJ-8718 HF RECEIVER FIGURE 5-10

,-", ~=# **"'.** o **E2** E١

Figure 5-10. Part 280080 Filter Board (A3A3), Location of Components

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

5.5.4 TYPE 791569 IF MOTHERBOARD REF DESIG PREFIX A4

 \tilde{K}

Location of Components

5.5.4.1 Type 791594 10.7 MHz Filter Switch REF DESIG PREFIX A4A1

Figure 5-12. Type 791594 **10.7** MHz Filter Switch (A4A1), Location of Components

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

REF DESIG PREFIX A4A1

 \mathcal{L}

REPLACEMENT PART LIST

5.5.4.1A TYPE 791594 10.7 MHz FILTER SWITCH

REF DESIO PREFIX A4Al

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

REF DESIG PREFIX A4A1

 $\bar{\tau}$

REF DESIG PREFIX A4A1

Figure 5-12A. Type 791594 10.7 MHz Filter Switch, (Product Improvement) A4A1, Location of Components

THIS PAGE LEFT BLANK

Figure 5-13. Type 71430 **10.7** MHz/455 kHz Converter (A4A2), Location of Components

 $\ddot{}$

5.5..4 2 Type ⁷¹⁴³⁰ ¹⁰ ⁷ MHz/455 kHz Converter REF DESIG PREFIX A4A2

Figure 5-14. Type 791595 455 kHz Filter Switch (A4A3), Location of Components

5.5.4.3 Type 791595 455 kHz Filter Switch REF DESIO PREFIX A4A3

 $\overline{}$

Figure 5-15. Type 791596 USB Filter Switch (A4A4), Location of Components

WJ-8718 HF RECEIVER

5.5.4 4 Type 791596 USB Filter Switch (Option)

REF DESIG PREFIX A4A4

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

5.5.4.4A TYPE 791596 USB FILTER SWITCH REF DESIG PREFIX A4A4

-- - - ------------------:--------------------------------

WJ-8718 HF RECEIVER

REF DESIG PREFIX A4A4

Figure 5-15A. Type 791596 USB Filter Switch (Product Improvement) A4A4, Location of Components

 \bar{z}

Figure 5-16. Type 791597 ISB, LSB Filter Switch (A4A5), Location of Components

 \mathcal{R}

5.5.4.5 Type 791597 ISB, LSB Filter Switch (Option) REF DESIG PREFIX A4A5

Figure 5-16A. Type 791597 ISB/LSB Filter Switch (Product Improvement) Location of Components

 $\hat{\mathbf{r}}$

WJ-8718 HF RECEIVER

5.5.4.5A TYPE 791597 ISB/LSB FILTER SWITCH

REF DESIG PREFIX A4A5

(Product Improvement)

 λ

Figure 5-17. Type 78112 AGC Amplifier (A4A6), Location of Components
WJ-8718 HF RECEIVER

REF DESIG PREFIX A4A6

5.5.4.6 Type 78112 AGC Amplifier

REF **DESCRIPTION DESCRIPTION PER MANUFACTURER'S MFR.** RECM. **DESCRIPTION PER DESIG CODE PART NO. CODE VENDOR** C1 Capacitor, Electrolytic, Tantalum: 47μ F, 10%, 20 V 2 CS13BE476K 81349 56289 C2 Not Used C3 Capacitor, Ceramic, Disc: 0.47 μ F, 20%, 50 V 2 34452-1 14632 C4 Capacitor, Electrolytic, Tantalum: 33 µF , 10% , 10 V 1 CS13BC336K 81349 56289 C₅ Same as C₃ C6 Capacitor, Ceramic, Disc: 0.1 µF, 20%, 50 V 1 34475-1 14632 C7 Same as C1 CR1 Not Used CR2 Diode, Zener: 5.6 V 1 1N752A 80131 04713 CR₃ Not Used CR4 Not Used CR5 Diode 5 1N4449 80131 93332 CR₆
Thru Same as CR5 CR9 Q1 | Transistor 6 2N2222A 80131 | 04713 Q2 Transistor 1 2N2907/JAN 81350 04713 Q3
Thru Same as Q1 Q7 R1 Resistor, Fixed, Composition: 100 kn, 5%, 1/4 W 4 RCR07G104JS 81349 01121 R2 Resistor, Fixed, Composition: $47 k\Omega$, 5% , $1/4 W$ 4 RCR07G473JS 81349 01121 R3 Resistor, Fixed, Composition: $470 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 2 RCR07G474JS 81349 01121 R4 Resistor, Fixed, Composition: 100Ω , 5%, $1/4 W$ 5 RCR07G101JS 81349 01121 $R5$ Same as $R1$ R6 Resistor, Fixed, Composition: $330 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 1 RCR07G334JS 81349 01121 R7 Resistor, Fixed, Composition: $6.8 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 4 RCR07G682JS 81349 01121 R₈ Same as R₄ R9 Resistor, Fixed, Composition: $15 k\Omega$, 5% , $1/4 W$ 4 RCR07G153JS 81349 01121 R10 Resistor, Fixed, Composition: 150 kΩ, 5%, 1/4 W 1 RCR07G154JS 81349 01121 R11 Resistor, Fixed, Composition: $10 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 7 RCR07G103JS 81349 01121 R12 Resistor, Fixed, Composition: $82 k\Omega$, 5% , $1/4 W$ 1 RCR07G823JS 81349 01121 R13 Resistor, Fixed, Composition: 1.0 kΩ, 5%, $1/4$ W 2 RCR07G102JS 81349 01121 R14 Resistor, Fixed, Composition: 1.2 kΩ, 5%, $1/4$ W 1 RCR07G122JS 81349 01121 $R15$ Same as R7 $R16$ Same as R7 R17 Resistor, Fixed, Composition: $22 k\Omega$, 5% , $1/4 W$ 1 RCR07G223JS 81349 01121 R18 Resistor, Fixed, Composition: 270 kΩ, 5%, 1/4 W 1 RCR07G274JS 81349 01121 R19 Resistor, Fixed, Composition: $680 \text{ k}\Omega$, 5% , $1/4 \text{ W}$ 1 RCR07G684JS 81349 01121 $R20$ Same as R11 $R21$ Same as R9 $R₂₂$ Same as R9

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

 \tilde{E}

5.5.4.7 Type 72488 455 kHz Amplifier/AM Detector REF DESIG PREFIX A4A7

Figure 5-18. Type 72488 455 kHz Amplifier/AM Detector (A4A7), Location of Components

 $\ddot{}$

Figure 5-19. Type 791598 ISS Detector/Audio (A4A8), Location of Components

 $\frac{1}{\epsilon}$

5.5.4.8 Type 791598 ISB Detector/Audio REF DESIG PREFIX A4A8

REF DESIG PREFIX A4A8

 $\overline{\mathbf{x}}$

Figure 5-20. Type 791599 FM, CW, and SSB Detector (A4A9), Location of Components

 $\overline{}$

5.5.4.9 Type 791599 FM, CW, & SSB Detector REF DESIG PREFIX A4A9

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

REF DESIG PREFIX A4A9

 $\hat{\mathbf{r}}$

WJ-8718 HF RECEIVER

5.5.4.10 Type 7459 Audio Amplifier

Figure 5-21. Type 7459 Audio Amplifier (A4A10), Location of Components

 ϵ

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

REF DESIG PREFIX A4AI0

---------- ----~ -~--

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

5.5.5 TYPE 791570 SYNTHESIZER MOTHERBOARD REF DESIG PREFIX A5

5.5.5.1 Type 791630 1st and 3rd LO Synthesizer/Timebase REF DESIG PREFIX A5A1

Figure 5-23. Type 791630 1st and 3rd LO Synthesizer/Timebase (A5A1), Location of Components

WJ-8718 HF RECEIVER FIGURE 5-24

5.5.5.1.1 Type 791629 1st LO VCO Assembly REF DESIG PREFIX A5A1A1

Figure 5-24. Type 791629 1st LO VCO Assembly (A5A1A1), Location of Components 5-57

REPLACEMENT PARTS LIST

5.5.5.1.1.1 Part 34750 1st LO Voltage Controlled Oscillator REF DESIG PREFIX A5A1A1A1

REF DESIG PREFIX A5AlAlAI

Figure 5-25. Part 34750 lst LO Voltage Controlled Oscillator (A5AlAlA1) Location of Components

WJ-8718 HF RECEIVER

5.5.5.1.2 Type 791600 1st & 3rd LO Synthesizer

Figure 5-26. Type 791600 1st and 3rd LO Synthesizer (A5A1A2), Location of Components

 $\bar{\mathcal{F}}$

Figure 5-27. Type 791601 2nd LO Synthesizer (A5A2), Location of Components

5.5.5.2 Type 791601 2nd LO Synthesizer REF DESIG PREFIX A5A2

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

 \overline{a}

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

Figure 5-28. Type 791576 BFO Synthesizer (A5A3), Location of Components

5.5.5.3 Type 791576 BFO Synthesizer REF DESIG PREFIX A5A3

REPLACEMENT PARTS LIST WJ-8718 HF RECEIVER

Roma J s

REF DESIG PREFIX A5A3

[6.25] 宋 親198月

Figure 5-29. Type 791580 I/ O Motherboard (A6), Location of Components

 \sim

-'

WJ-8718 HF RECEIVER REPLACEMENT PARTS LIST

5.5.6 TYPE 791580 I/O MOTHERBOARD REF DESIG PREFIX A6

Figure 5-30. Type 791575-2 Tuning Up/Down Counter (A6A1), Location of Components

5.5.6.1 Type 791575-2 Manual Tuning Up/Down Counter* REF DESIG PREFIX A6A1

REF DESIG PREFIX A6A2

Figure 5-31. Type 791828 Front Panel Interconnect (A6A2), Location of Components

WJ-8718 HF RECEIVER FIGURE 5-32

5.5.7 TYPE 791874-1 MANUAL TUNING MODULE* REF DESIG PREFIX A7

MPI

Figure 5-32. Type 791874-1 Manual Tuning Module (A7), Location of Components

Figure 5-33. Type 791874-1 Manual Tuning Module (A7), Rear View, Location of Components

WJ-8718 HF RECEIVER

Type 791589 Tuning Resolution

 $5.5.7.1$

FIGURE 5-34

REF DESIG PREFIX A7A1

Figure 5-34. Type 791589 Tuning Resolution (A7A1), Location of Components

Figure 5-35. Type 791578 Frequency Display (A8), Location of Components

5.5.8 TYPE 791578 FREQUENCY DISPLAY REF DESIG PREFIX A8

 $\bar{\mathbf{R}}$

REF DESIG PREFIX A9

REF DESIG	DESCRIPTION	QTY. PER ASSY.	MANUFACTURER'S PART NO.	MFR.	RECM. CODE VENDOR
	Cable Assembly		$34524 - 1$	14632	
P1	Connector, Plug		88475-3	00779	
S1	Switch, Thumbwheel		339910490-00226	09353	

WJ-8718 HF RECEIVER FIGURE 5-37

5.5.10 TYPE 791684-2 FRONT PANEL CONTROL REF DESIG PREFIX AID

Figure 5-37. Type 791684-2 Front Panel Control (AID), Location of Components

FIGURE 5-38

WJ-8718 HF RECEIVER

FIGURE 5-39

5.5.10.2 Type 791826 Lower Panel Control REF DESIG PREFIX A10A2

SECTION VI

SCHEMATIC DIAGRAMS

NOTE: UNLESS SPECIFIED,

0) RESISTANCE IS IN OHMS.

b) CAPACITANCE IS pF

- I. UNLESS OTHERWISE SPECIFIED:
	- a) RESISTANCE IS IN OHMS, ±5%, 1/4W.
	- b) CAPACITANCE IS IN pF.

Figure 6-la. Type 791616 RF Filter (A2), Schematic Diagram 380082 (Product Improvement) 6-la

WJ-8718

- I. UNLESS OTHERWISE SPECIFIED.
| a) RESISTANCE IS IN OHMS,±5%,1/4W.
| b) CAPACITANCE IS IN pF.
| 2. NOMINAL VALUE , FINAL VALUE FACTORY SELECTED.
-

Figure 6-2. Type 791592 Input Converter (A3), Schematic Diagram 51178

MC1458

NOTES

I. UNLESS OTHERWISE SPECIFIED: a) RESISTANCE IS IN OHMS, ± 5%, I/4W. b) CAPACITANCE IS IN µF.

2. PIN CONFIGURATION SHOWN IN DETAIL A.

Figure 6-3a. Type 791594 10.7 MHz Filter Switch (A4A1) Schematic Diagram 480103 (Product Improvement) $6-5a$

 $\mathcal{L}_{\mathbf{R}}$

Figure 6-4. Type 71430 10.7 MHz/455 kHz Converter (A4A2), Schematic Diagram 34384

- I UNLESS OTHERWISE SPECIFIED: a) RESISTANCE IS IN OHMS +5%,1/4W. b) CAPACITANCE IS IN µF.
- 2. ENCIRCLED NUMBERS ARE MODULE PIN S.
- 3. DIFFERENCE BETWEEN TYPES IS SHOWN IN TABLE A.
- 4. IF DIFFICULTY OF PROCUREMENT EXISTS FOR PART MC3403P PART LM348N MAY BE USED AS ALTERNATE IN THIS APPLICATION.

Figure 6-5. Type 791595 455 kHz Filter Switch (A4A3), Schematic Diagram 43561

I. UNLESS OTHERWISE SPECIFIED: a)RESISTANCE IS IN OHMS,±5%,I/4W.
b)CAPACITANCE IS IN µF.

2. ENCIRCLED NUMBERS (LETTERS) ARE MODULE PIN NUMBERS.

- I. UNLESS OTHERWISE SPECIFIED: a) RESISTANCE IS IN OHMS, ± 5%, 1/4W b) CAPACITANCE IS IN µF.
- 2. ENCIRCLED NUMBERS ARE MODULE PIN NUMBERS.

Figure 6-7. Type 791597 ISB/LSB Filter Switch Option (A4A5),
Schematic Diagram 43249

- I. UNLESS OTHERWISE SPECIFIED: a) RESISTANCE IS IN OHMS, ±5%, 1/4W. b) CAPACITANCE IS IN µF.
- 2. PIN CONFIGURATION IS SHOWN IN DETAIL A.
- 3. DIFFERENCE BETWEEN TYPES
IS SHOWN IN TABLE A

WJ-8718

Figure 6-7a. Type 791597 ISB/LSB Filter Switch Option (A4A5) Schematic Diagram 480105 (Product Improvement) $6-13a$

WJ-8718

Figure 6-8. Type 78112 AGC (A4A6), Schematic Diagram 43229 6-15

- 4. NOMINAL VALUE; FINAL VALUE FACTORY SELECTED.
- 5. LM348N MAY BE USED AS AN ALTERNATIVE FOR MC3403 (SHOULD A DIFFICULTY IN PROCURING MC3403 ARISE) AT UI AND U2 IN THIS APPLICATION.

6 Дэ 7 0 рв

WJ-8718

Figure 6-9. Type 72488 455kHz Amplifier/AM Detector (A4A7), Schematic Diagram 51168

NOTES:

- I. UNLESS OTHERWISE SPECIFIED:
	- a) RESISTANCE IS IN OHMS, ±5%, 1/4W.
- b) CAPACITANCE IS µF.
- 2. ENCIRCLED NUMBERS (LETTERS) ARE MODULE PIN NUMBERS.
- 3. CW ON R7 INDICATES FULL CLOCKWISE POSITION OF ACTUATOR.

Figure 6-10. Type 791598 ISB Detector/Audio (A4A8), Schematic Diagram 43231

Schematic Diagram 43198

Figure 6-12. Type 7459 Audio Amplifier (A4AlO), Schematic Diagram 43230

- I. UNLESS OTHERWISE SPECIFIED a) RESISTANCE IS IN OHMS, ±5%, 1/4W b) CAPACITANCE IS IN µF. c) INDUCTANCE IS IN mH.
- 2. LEAD ARRANGEMENT FOR VRI IS SHOWN IN DETAIL A.
- 3. LETTERS (NUMBERS) ARE MODULE (A2) PINS. GND PINS FOR GND 1, GND 2, GND 3, ARE LISTED IN TABLE A.
- 4. DIFFERENCE BETWEEN TYPES IS SHOWN IN TABLE B.

WJ-8718

TABLE A

MODULE PIN				
A48, 50, 52, 54, 56, 58, 60				
A2, 4, 6, 8, 10, 14, 16, 18, 20, 42, 44, 46				
82, 4, 6, 8, 10, 12, 14, 16, 18, 20, 42, 44, 46, 48, 50, 52, 54, 56, 58				

TABLE B

TYPE	A ₂			
791630-1	791600-1			
791630-2	791600-2			
791630-3	$791600 - 3$			

Figure 6-13. Type 791630 lst and 3rd LO Synthesizer/Time Base Assembly (A5Al), Schematic Diagram 43305

Figure 6-14. Type 791629 Voltage Controlled Oscillator (A5AlAl), Schematic Diagram 51198

Figure 6-15. Type 791600 lst and 3rd LO Synthesizer/Time Base (A5AlA2), Schematic Diagram 61247 (Sheet 1 of 2)

- I. UNLESS OTHERWISE SPECIFIED.
- a) RESISTANCE IS IN OHMS, ±5%, 1/4W. b) CAPACITANCE IS IN uF.
- 2. VCC, GND PINS OF IC, S ARE SHOWN IN TABLE A.
- 3. LEAD ARRANGEMENT FOR IC,S ARE SHOWN IN TABLE A. 4. NOMINAL VALUE. FINAL VALUE FACTORY SELECTED.
- 5. DIFFERENCE BETWEEN TYPES IS SHOWN IN TABLE B.
- 6. GROUND LEVEL PINS ARE LISTED BELOW.
- a) PIN NOS. OF GND LEVEL ONE ARE A48, A50, A52, A54,
- A58A58.
- b) GND LEVEL TWO ARE A2, A4, A6, A8, AIO, AI2, AI4, AI6, AI8 A20, A42, A44, A46.
- c) GND LEVEL THREE ARE B2, B4, B6, B8, BIO, BI2, BI4, BI6, BI8, B20 B42, B44, B46, B48, B50, B52, B54, B56 & B58.

NOTES:

1. UNLESS OTHERWISE SPECIFIED:

a) RESISTANCE IS IN OHMS, ±5%, 1/4W.

b) CAPACITANCE IS IN µF.

2. PIN ARRANGEMENTS & POWER CONNECTIONS

FOR IC'S ARE GIVEN IN TABLE 1.

3. NOMINAL VALUE. FINAL VALUE FACTORY SELECTE

Figure 6-17. Type 791601 2nd LO Synthesizer (A5A2),
Schematic Diagram 61256

 $6 - 33$

NOTES:

I. UNLESS OTHERWISE SPECIFIED. a) RESISTANCE IS IN OHMS, ±5%, I/4W. b) CAPACITANCE IS IN µF.

c) INDUCTANCE IS IN µH.

2. ENCIRCLED NUMBERS ARE MODULE PIN NUMBERS. 3. FOR I/C PIN ARRANGEMENTS SEE DETAILS A & B. 4. FOR PIN NOS. OF Vcc & GND SEE TABLE A.

TABLE A

1/C	REF DESIG		Vcc GND
74LS190	UI, U2, U3, U4	16	8
7425	U5, U7	14	
74LS11	U6	14	
7474	U8	14	
MC4044P	U9	14	
74LS90	UIO	14	

Figure 6-18. Type 791576 BFO Synthesizer (A5A3), Schematic Diagram 51183

 $6 - 35$

- NOTES:
	- I. UNLESS OTHERWISE SPECIFIED,
	- RESISTANCE IS IN OHMS ± 5%, 1/4 W
	- 2. POWER CONNECTIONS AND PIN ARRANGEMENTS FOR ICs ARE GIVEN IN TABLE 2
	- 3. ENCIRCLED NUMBERS ARE MODULE PIN NUMBERS
	- 4. REMOVE JUMPER BETWEEN E42 AND E41 FOR EXTERNALLY
	- ACTIVATED REMOTE CONTROL THE PRESENSE OF THE JUMPER PROVIDES FRONT - PANEL ACTIVATED REMOTE CONTROL.
- 5. DIFFERENCE BETWEEN TYPES IS JI REMOTE INPUT
CABLE IS NOT USED ON DASH-I VERSION

Figure 6-19. Type 791575-2 Manual Tuning Up/Down Counter (A6Al), Schematic Diagram 51180

WJ-8718

NOTES:

- I. UNLESS OTHERWISE SPECIFIED,
RESISTANCE IS IN OHMS, ±5%, 1/4W.
- 2. UIO PIN 18 IS +5V; UIO PIN 9 IS GND.
- 3. PIN ARRANGEMENT FOR ICS IS SHOWN IN
DETAILS A-C.

 17 UIOG
DS8863 UIOH
DS8863 $\overline{4}$ $C C$ C C (LSD) U7 5082-7663 a b c d e f g 13 10 8 7 2 1 $|2|$

Figure 6-20. Type 791578 Frequency Display (A8),
Schematic Diagram 43242

 $6 - 39$

WJ-8718

8. TEST POINT DESCRIPTIONS: $A5 - TPI N/U$ TP2 IMHz REF TP3 3RD LO **TP4 N/U** TP5 IST LO UNLOCK TP6 IST LO TUNING VOLTS TP7 2ND LO MAIN LOOP TUNING VOLTS TP8 2ND LO 32.2 MHz TUNING VOLTS TP9 IOKHz TPIO 2ND LO UNLOCK TPII IMHz REF TPI2 2ND LO 32MHz TUNING VOLTS TPI3 2ND LO OUT TPI4 IkHz RFF TPI5 BFO TUNING VOLTS TPI6 BFO OUT TPI7 FIXED BFO **TPI8 BFO INHIBIT** A4-TPI 10.7MHz INHIBIT TP2 10.7 MHz FILTER SW OUTPUT TP3 455 kHz FILTER SW IF OUTPUT TP4 455 kHz AMPLIFIER OUTPUT TP5 DETECTED AM TP6 IF INPUT TO FM/CW/SSB DETECTOR TP7 FM/CW AUDIO TP8]
TP9 LINE AUDIO TPIO PHONE AUDIO TPII LINE AUDIO LEVEL TPI2 3RD LO INPUT TO 10.7MHz/455kHz CONVERTER TPI3 IO.7 MHz/455kHz CONVERTER IF OUTPUT TPI4 ISB IF INPUT TPI5 BFO INPUT $TF16 -$ TPI7 ISB AUDIO $TPIB -$ TPI9 IF AGC **TP20 N/U** TP21 ISB AGC TP22 RF AGC

NOTES:

- I. UNLESS OTHERWISE SPECIFIED:
- a) RESISTANCE IS IN OHMS, ±5%, 1/4W.
- b) CAPACITANCE IS IN UF.
- 2. DENOTES FRONT PANEL CONTROL
- 3. SPARE "E" NOS. AND CAPACITORS ARE NOT SHOWN. EACH CAPACITOR REFERENCE NUMBER IS IDENTICAL TO EACH "E" NO.
- 4. a) SCHEMATIC SHOWN WITH A MANUAL CONTROL MODULE (MCM-2) REMOTE INPUT. REMOTE INPUT CONNECTOR AGAIJI IS APPLICABLE TO MANUAL CONTROL MODULE (MCM-2) AND REMOTE CONTROL MODULE (RCM) ONLY.
- b) FOR MANUAL CONTROL OPERATION WITHOUT REMOTE INPUT (MCM-I) REPLACE A6AI ONLY.
- c) FOR REMOTE CONTROL OPERATION, REPLACE A6AI AND A7 WITH REMOTE CONTROL MODULE (RCM).
- 5. AIOAI, AND AIOA2 ARE PART OF:
	- FRONT PANEL CONTROL
	- **TYPE 791684**
	- **REF DESIG PREFIX AIO**
- 6. MOST MODULE PINS ARE NOT SHOWN DUE TO UNNECESSARY LINE DUPLICATIONS. GROUND PINS ON SOME MODULES ARE NOT SHOWN BECAUSE OF COMPLEXITY (SEE EACH MODULE'S DWG FOR CLARITY). 7. TEST POINT/PINS NOT SHOWN ARF:
- A5AI, MODULE PINS B3 (TPI), AI3 (TP2) TIED TO AI7, A60 (TP3) TIED TO A55 B9 (TP5), BI (TP6); A5A2, MODULE PINS A5I (TP7), A55 (TP8), A49 (TPI0), B57. (TPI2).

 $-$ (13)

Figure 6-21. Type WJ-8718 HF Receiver Main Chassis. Schematic Diagram 580032 (Sheet 1 of 6 and Sheet 5 of 6)

 $6 - 41$

Figure 6-22. Type WJ-8718 HF Receiver Main Chassis, Schematic Diagram 580032 (Sheet 2 of 6 and Sheet 3 of 6) $6 - 43$

WJ-8718

Figure 6-23. Type WJ-8718 HF Receiver Main Chassis, Schematic Diagram 580032 (Sheet 4 of 6 and Sheet 6 of 6), $6 - 45$

